Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LPC47M14X Datasheet(PDF) 101 Page - SMSC Corporation

Part # LPC47M14X
Description  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X Datasheet(HTML) 101 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 97Page - SMSC Corporation LPC47M14X Datasheet HTML 98Page - SMSC Corporation LPC47M14X Datasheet HTML 99Page - SMSC Corporation LPC47M14X Datasheet HTML 100Page - SMSC Corporation LPC47M14X Datasheet HTML 101Page - SMSC Corporation LPC47M14X Datasheet HTML 102Page - SMSC Corporation LPC47M14X Datasheet HTML 103Page - SMSC Corporation LPC47M14X Datasheet HTML 104Page - SMSC Corporation LPC47M14X Datasheet HTML 105Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 205 page
background image
SMSC DS – LPC47M14X
Page 101
Rev. 03/19/2001
6.12 INTERRUPT GENERATING REGISTERS
The LPC47M14x contains on-chip Interrupt Generating Registers to enable external software to generate IRQ1
through IRQ15 on the Serial IRQ Interface. These registers, INT_GEN1 and INT_GEN2 as shown below, are located
in the Logical Device A Runtime Block, at offsets 54h and 55h, respectively, from the Runtime Block base address
setting (set at Index 0x60 and 0x61, Logical Device A Configuration Registers).
Registers INT_GEN1 and INT_GEN2 are enabled to output to the Serial IRQ stream by setting Logical Device A
Configuration Register, at Index 0xF1, Bit [0] to ‘1’. When Bit [0] is set to ‘0’, INT_GEN1 and INT_GEN2 are
prevented from outputting to the Serial IRQ stream.
Writing Bits 0 through 8 to ‘0’ in registers INT_GEN1 and INT_GEN2 enable the corresponding interrupt (INT1
through INT15) to be asserted (made active) in the Serial IRQ stream. Producing an interrupt in the Serial IRQ stream
by writing these bits to ‘0’ overrides other interrupt sources for the Serial IRQ stream. No other functional logic in the
LPC47M14x sets bits in these registers. The asserted interrupt in the Serial IRQ stream from registers INT_GEN1
and INT_GEN2 is removed by writing the corresponding bit to ‘1’.
INT_GEN1 Register
NAME
INT_GEN1
LOCATION
Runtime Block Offset 54h
DEFAULT VALUE
0xFF
ATTRIBUTE
Read/Write
SIZE
8 bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
nINT 7
nINT 6
nINT 5
nINT 4
nINT 3
nINT2
nINT1
Reserved
INT_GEN2 Register
NAME
INT_GEN2
LOCATION
Runtime Block Offset 55h
DEFAULT VALUE
0xFF
ATTRIBUTE
Read/Write
SIZE
8 bits
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
nINT 15
nINT 14
nINT 13
nINT 12
nINT 11
nINT 10
nINT 9
nINT 8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com