S12SCIV2SLASHD datasheet(101/130 Pages) FREESCALE

101 / 130 page

MC9S12H256 Device User Guide — V01.18

A.2.3 ATD accuracy

Table A-10 specifies the ATD conversion performance excluding any errors due to current injection,

input capacitance and source resistance.

For the following definitions see also Figure A-1.

Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.

The Integral Non-Linearity (INL) is defined as the sum of all DNLs:

Table A-10 ATD Conversion Performance

Conditions are shown in Table A-4 unless otherwise noted

VREF = VRH – VRL = 5.12V. Resulting to one 8 bit count = 20mV and one 10 bit count = 5mV

fATDCLK = 2.0MHz

Num C

Rating

Symbol

Min

Typ

Max

Unit

P 10-Bit Resolution

LSB

P 10-Bit Differential Nonlinearity

DNL

–1

Counts

P 10-Bit Integral Nonlinearity

INL

–2.5

±1.5

2.5

Counts

4P 10-Bit Absolute Error1

NOTES:

1. These values include the quantization error which is inherently 1/2 count for any A/D converter.

–3

±2.0

Counts

P 8-Bit Resolution

LSB

P 8-Bit Differential Nonlinearity

DNL

–0.5

0.5

Counts

P 8-Bit Integral Nonlinearity

INL

–1.0

±0.5

1.0

Counts

8P 8-Bit Absolute Error1

–1.5

±1.0

1.5

Counts

DNL i

()

–

1LSB

------------------------

–

INL n

()

DNL i

()

∑

–

1LSB

--------------------

–

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

S12SCIV2/D Datasheet(PDF) 101 Page - Freescale Semiconductor, Inc

S12SCIV2/D Datasheet(HTML) 101 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL