TMP93CS41 datasheet(127/248 Pages) TOSHIBA

127 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-125

Figure 3.8.10 is a block diagram of this mode.

Figure 3.8.10 Block Diagram of PWM Timer Mode (PWM0)

In this mode, enabling double buffer is very useful. The register buffer value shifts into

TREG2 when a 2n

− 1 overflow is detected, when double buffer is enabled.

Use of the double buffer makes the handling of low duty waves easy.

Figure 3.8.11 Register Buffer Operation

Shift trigger

φP1 φP4 φP16

P0MOD<T2CLK1:0>

Clock control

P0MOD<DB2EN>

Selector

TREG2 WR

8-bit

timer register

(TREG2)

8-bit

comparator

(CP2)

Internal data bus

Match

INTT2

P0MOD<PWM0INT>

Interrupt

control

PFFCR<FF2TRG1:0>

PFFCR<FF2C1:0>

TO2

Timer

flip-flop

control

8-bit up counter

(UC2)

Clear

P0MOD

<PWM0S1:0>

− 1 overflow

control

Overflow

Shift from register buffer

Match with TREG2

− 1

overflow

TREG 2

(Compared value)

(Up counter

= Q1)

(Up counter

= Q2)

TMP93CS41 Datasheet(PDF) 127 Page - Toshiba Semiconductor

TMP93CS41 Datasheet(HTML) 127 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL