STM32F412RGU3PTR datasheet(127/201 Pages) STMICROELECTRONICS

127 / 201 page

DocID028087 Rev 7

127/201

STM32F412xE/G

Electrical characteristics

166

Figure 36. I/O AC characteristics definition

6.3.17

NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up

resistor, RPU (see Table 57).

Unless otherwise specified, the parameters given in Table 60 are derived from tests

performed under the ambient temperature and VDD supply voltage conditions summarized

in Table 16. Refer to Table 57: I/O static characteristics for the values of VIH and VIL for

NRST pin.

1. Guaranteed by characterization, not tested in production.

2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of

the GPIOx_SPEEDR GPIO port output speed register.

3. The maximum frequency is defined in Figure 36.

4. For maximum frequencies above 50 MHz and

VDD > 2.4 V, the compensation cell should be used.

Table 60. NRST pin characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

RPU

Weak pull-up equivalent

resistor(1)

VIN = VSS

VF(NRST)(2) NRST Input filtered pulse

100

VNF(NRST)(2) NRST Input not filtered pulse

VDD > 2.7 V

300

TNRST_OUT Generated reset pulse duration

Internal Reset

source

µs

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series

resistance must be minimum (~10% order)

2. Guaranteed by design, not tested in production.

STM32F412RGU3PTR Datasheet(PDF) 127 Page - STMicroelectronics

STM32F412RGU3PTR Datasheet(HTML) 127 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL