| Electronic Components Datasheet Search |
|
ST92F120JR1T Datasheet(PDF) 315 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120JR1T Datasheet(HTML) 315 Page - STMicroelectronics |
|
315 / 320 page ![]() 315/320 ST92F120 - ELECTRICAL CHARACTERISTICS A/D EXTERNAL TRIGGER TIMING TABLE (VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified) Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period, standard timer prescaler and counter programmed values. The value in the right hand two columns show the timing minimum and maximum for an internal clock (INTCLK) at 24MHz. Legend: Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2; 2*OSCIN period when OSCIN is divided by 2; OSCIN period / PLL factor when the PLL is enabled. n = number of autoscanned channels (1 ≤ n ≤ 8) A/D EXTERNAL TRIGGER TIMING N ° Symbol Parameter Value (Note) Unit Formula Min. Max. 1TwLOW External trigger pulse width 1.5 x Tck 62.5 - ns 2TwHIGH External trigger pulse distance 1.5 x Tck 62.5 - ns 3TwEXT External trigger active edges distance 138 x n x Tck n x 5.75 - µs 4TdSTR EXTRG falling edge and first conversion start 0.5 x Tck 1.5 x Tck 20.8 62.5 ns 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |