HD64F2149YV datasheet(771/1075 Pages) RENESAS

771 / 1075 page

Section 23 Clock Pulse Generator

Rev. 3.00 Jan 18, 2006 page 743 of 1044

REJ09B0280-0300

23.4

Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty

cycle of the clock signal from the oscillator to generate the system clock (

φ).

23.5

Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate

φ/2, φ/4, φ/8, φ/16, and φ/32

clocks.

23.6

Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock (

φ) or one of the medium-speed

clocks (

φ/2, φ/4, φ/8, φ/16, or φ/32) to be supplied to the bus master, according to the settings of

bits SCK2 to SCK0 in SBYCR.

23.7

Subclock Input Circuit

The subclock input circuit controls the subclock input from the EXCL pin.

Inputting the Subclock: When a subclock is used, a 32.768 kHz external clock should be input

from the EXCL pin. In this case, clear bit P96DDR to 0 in P9DDR and set bit EXCLE to 1 in

LPWRCR.

The subclock input conditions are shown in table 23.6 and figure 23.8.

Table 23.6

Subclock Input Conditions

CC = 2.7 to 3.6 V

Item

Symbol

Min

Typ

Max

Unit

Test Conditions

Subclock input low pulse

width

EXCLL

—

15.26

—

µs

Figure 23.8

Subclock input high pulse

width

EXCLH

—

15.26

—

µs

Subclock input rise time

EXCLr

——

Subclock input fall time

EXCLf

——

HD64F2149YV Datasheet(PDF) 771 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 771 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL