H8SXSLASH1663 datasheet(588/1158 Pages) RENESAS

588 / 1158 page

Section 10 16-Bit Timer Pulse Unit (TPU)

Rev.1.00 Jun. 07, 2006 Page 536 of 1102

REJ09B0294-0100

10.3.9

Timer Synchronous Register (TSYR)

TSYR selects independent operation or synchronous operation for the TCNT counters of channels

0 to 5. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.



R/W



R/W

SYNC5

R/W

SYNC4

R/W

SYNC3

R/W

SYNC2

R/W

SYNC1

R/W

SYNC0

R/W

Bit

Bit Name

Initial Value

R/W

Bit

Bit Name

Initial

value

R/W

Description

7, 6



All 0

R/W

Reserved

These bits are always read as 0. The write value should

always be 0.

SYNC5

SYNC4

SYNC3

SYNC2

SYNC1

SYNC0

R/W

Timer Synchronization 5 to 0

These bits select whether operation is independent of or

synchronized with other channels.

When synchronous operation is selected, synchronous

presetting of multiple channels, and synchronous clearing

through counter clearing on another channel are possible.

To set synchronous operation, the SYNC bits for at least

two channels must be set to 1. To set synchronous

clearing, in addition to the SYNC bit, the TCNT clearing

source must also be set by means of bits CCLR2 to

CCLR0 in TCR.

0: TCNT_5 to TCNT_0 operate independently (TCNT

presetting/clearing is unrelated to other channels)

1: TCNT_5 to TCNT_0 perform synchronous operation

(TCNT synchronous presetting/synchronous clearing

is possible)

H8SX/1663 Datasheet(PDF) 588 Page - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 588 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL