H8SXSLASH1663 datasheet(893/1158 Pages) RENESAS

893 / 1158 page

Section 17 I

2C Bus Interface 2 (IIC2)

Rev.1.00 Jun. 07, 2006 Page 841 of 1102

REJ09B0294-0100

17.4.5

Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and the transmit data, and the

slave device returns an acknowledge signal. Figures 17.11 and 17.12 show the operation timings

in slave receive mode. The reception procedure and operations in slave receive mode are described

below.

1. Set the ICR bit in the corresponding register to 1. Then, set the ICE bit in ICCRA to 1. Set the

ACKBT bit in ICIER and perform other initial settings. Set the MST and TRS bits in ICCRA

to select slave receive mode and wait until the slave address matches.

2. When the slave address matches in the first frame following detection of the start condition,

the slave address outputs the level specified by ACKBT in ICIER to SDA, at the rising of the

ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read).

(Since the read data shows the slave address and R/

W, it is not used).

3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is 1, SCL is

fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) setting

before reading ICDRR to be returned to the master device is reflected in the next transmit

frame.

4. The last byte data is read by reading ICDRR.

SDA

(Master output)

SCL

(Slave output)

SDA

(Slave output)

ICDRS

ICDRR

SCL

(Master output)

Data 2

Data 1

RDRF

Data 1

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit 7

User

processing

[2] Read ICDRR (dummy read)

[2] Read ICDRR

Figure 17.11 Slave Receive Mode Operation Timing 1

H8SX/1663 Datasheet(PDF) 893 Page - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 893 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL