H8SXSLASH1663 datasheet(954/1158 Pages) RENESAS

954 / 1158 page

Section 21 Flash Memory (0.18-

µm F-ZTAT Version)

Rev.1.00 Jun. 07, 2006 Page 902 of 1102

REJ09B0294-0100

21.6.3

RAM Emulation Register (RAMER)

RAMER specifies the user MAT area overlaid with part of the on-chip RAM (H'FFA000 to

H'FFAFFF) when performing emulation of programming the user MAT. RAMER should be set in

user mode or user program mode. To ensure dependable emulation, the memory MAT to be

emulated must not be accessed immediately after changing the RAMER contents. When accessed

at such a timing, correct operation is not guaranteed.



RAMS

R/W

RAM0

R/W

RAM2

R/W

RAM1

R/W

Bit

Bit Name

Initial Value

R/W

Bit

Bit Name

Initial

Value

R/W

Description

7 to 4



Reserved

These are read-only bits and cannot be modified.

RAMS

R/W

RAM Select

Selects the function which emulates the flash memory

using the on-chip RAM.

0: Disables RAM emulation function

1: Enables RAM emulation function (all blocks of the

user MAT are protected against programming and

erasing)

RAM2

RAM1

RAM0

R/W

Flash Memory Area Select

These bits select the user MAT area overlaid with the

on-chip RAM when RAMS = 1. The following areas

correspond to the 4-kbyte erase blocks.

000: H'000000 to H'000FFF (EB0)

001: H'001000 to H'001FFF (EB1)

010: H'002000 to H'002FFF (EB2)

011: H'003000 to H'003FFF (EB3)

100: H'004000 to H'004FFF (EB4)

101: H'005000 to H'005FFF (EB5)

110: H'006000 to H'006FFF (EB6)

111: H'007000 to H'007FFF (EB7)

H8SX/1663 Datasheet(PDF) 954 Page - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 954 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL