H8SXSLASH1663 datasheet(978/1158 Pages) RENESAS

978 / 1158 page

Section 21 Flash Memory (0.18-

µm F-ZTAT Version)

Rev.1.00 Jun. 07, 2006 Page 926 of 1102

REJ09B0294-0100

Error protection is canceled by a reset. Note that the reset should be released after the reset input

period of at least 100

µs has passed. Since high voltages are applied during programming/erasing

of the flash memory, some voltage may remain after the error protection state has been entered.

For this reason, it is necessary to reduce the risk of damaging the flash memory by extending the

reset input period so that the charge is released.

The state-transition diagram in figure 21.16 shows transitions to and from the error protection

state.

Reset

(hardware protection)

Programming/erasing

mode

Error-protection mode

(software standby)

Read disabled

Programming/erasing enabled

FLER = 0

Read disabled

Programming/erasing disabled

FLER = 0

Read enabled

Programming/erasing disabled

FLER = 1

Read disabled

Programming/erasing disabled

FLER = 1

RES = 0

Error occurrence

Error

occ

urred

(Software

stand

by)

RES

= 0

Software standby mode

Cancel

software standby mode

RES = 0

Programming/erasing interface

Figure 21.16 Transitions to Error Protection State

H8SX/1663 Datasheet(PDF) 978 Page - Renesas Technology Corp

H8SX/1663 Datasheet(HTML) 978 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL