H8SXSLASH1663R datasheet(1240/1504 Pages) RENESAS

1240 / 1504 page

Section 26 Boundary Scan

Rev. 2.00 Sep. 24, 2008 Page 1208 of 1468

REJ09B0412-0200

26.4.1

Instruction Register (JTIR)

JTIR is a 16-bit register. JTAG instructions can be transferred to JTIR by serial input from the

TDI pin. JTIR is initialized when the

TRST signal is low level, when the TAP controller is in the

Test-Logic-Reset state, and when this LSI is placed in hardware standby mode. JTIR is not

initialized by a reset or entry to software standby mode. Instructions must be serially transferred in

4-bit units. When an instruction with more than 4 bits is being transferred, the last four bits of the

serial data are stored in JTIR.

Bit

Bit Name

Initial Value

R/W

TS3



TS2



TS1



TS0



Bit

Bit Name

Initial Value

R/W



Bit

Bit Name

Initial

Value

R/W

Descriptions

15 to 12 TS[3:0]

All 0

R/W

Test Bit Set

Specify an instruction as shown in table 26.3.

11 to 0



All 0

Reserved

These bits are always read as 0. The write value should

always 0.

H8SX/1663R Datasheet(PDF) 1240 Page - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 1240 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL