Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

H8SX/1663R Datasheet(PDF) 1434 Page - Renesas Technology Corp

Part # H8SX/1663R
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 1434 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 1430Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1431Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1432Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1433Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1434Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1435Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1436Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1437Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1438Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1434 / 1504 page
background image
Section 30 Electrical Characteristics
Rev. 2.00 Sep. 24, 2008 Page 1402 of 1468
REJ09B0412-0200
B
φ
BACK
tBRQOD
tBRQOD
BREQO
Figure 30.36 External Bus Request Output Timing
30.4.4
DMAC and EXDMAC Timing
Table 30.9
DMAC and EXDMAC Timing
Conditions: V
CC = PLLVCC = DrVCC = 3.0 V to 3.6 V*, AVCC = 3.0 V to 3.6 V, Vref = 3.0 V to
AV
CC, VSS = PLLVSS = DrVSS = AVSS = 0 V, Bφ = 8 MHz to 50 MHz,
T
a = –20°C to +75°C (regular specifications),
T
a = –40°C to +85°C (wide-range specifications)
Item
Symbol
Min.
Max.
Unit
Test Conditions
DREQ setup time
t
DRQS
20
ns
DREQ hold time
t
DRQH
5
ns
Figure 30.37
TEND delay time
t
TED
15
ns
Figure 30.38
DACK delay time 1
t
DACD1
15
ns
Figure 30.39
DACK delay time 2
t
DACD2
15
ns
Figure 30.40
EDREQ setup time
t
DRQS
20
ns
EDREQ hold time
t
DRQH
5
ns
Figure 30.37
ETEND delay time
t
TED
15
ns
Figure 30.38
EDACK delay time 1
t
DACD1
15
ns
EDACK delay time 2
t
DACD2
15
ns
Figure 30.39
Figure 30.40
EDRAK delay time
t
EDRKD
15
ns
Figure 30.41
Note:
*
V
CC = PLLVCC = DrVCC = 2.95 V to 3.60 V in the H8SX/1668M Group.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com