H8SXSLASH1663M datasheet(505/1504 Pages) RENESAS

505 / 1504 page

Section 11 EXDMA Controller (EXDMAC)

Rev. 2.00 Sep. 24, 2008 Page 473 of 1468

REJ09B0412-0200

11.3.7

EXDMA Address Control Register (EDACR)

EDACR sets the operating modes and transfer methods.

AMS

R/W

DIRS

R/W



ARS0

R/W

RPTIE

R/W

ARS1

R/W

Bit

Bit Name

Initial Value

R/W



SAT1

R/W

SAT0

R/W



DAT0

R/W



DAT1

R/W

Bit

Bit Name

Initial Value

R/W

SARIE

R/W



SARA4

R/W

SARA3

R/W

SARA0

R/W

SARA2

R/W

SARA1

R/W

Bit

Bit Name

Initial Value

R/W

DARIE

R/W



DARA4

R/W

DARA3

R/W

DARA0

R/W

DARA2

R/W

DARA1

R/W

Bit

Bit Name

Initial Value

R/W

Bit

Bit Name

Initial

value

R/W

Description

AMS

R/W

Address Mode Select

Selects single address mode or dual address mode.

When single address mode is selected,

EDACK pin is

valid due to the EDACKE bit setting in EDMDR.

0: Dual address mode

1: Single address mode

DIRS

R/W

Single Address Direction Select

Specifies the data transfer direction in single address

mode. In dual address mode, the specification by this

bit is ignored.

In cluster transfer mode, the internal cluster buffer will

be the source or destination in place of the external

device with

DACK.

0: EDSAR transferred as a source address

1: EDDAR transferred as a destination address

H8SX/1663M Datasheet(PDF) 505 Page - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 505 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL