H8SXSLASH1663M datasheet(861/1504 Pages) RENESAS

861 / 1504 page

Section 16 8-Bit Timers (TMR)

Rev. 2.00 Sep. 24, 2008 Page 829 of 1468

REJ09B0412-0200

Bit

Bit Name

Initial

Value

R/W

Description

OS1

OS0

R/W

Output Select 1 and 0*

These bits select a method of TMO pin output when

compare match A of TCORA and TCNT occurs.

00: No change when compare match A occurs

01: 0 is output when compare match A occurs

10: 1 is output when compare match A occurs

11: Output is inverted when compare match A occurs

(toggle output)

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first

compare match occurs after a reset.

3. For the corresponding A/D converter channels, see section 22, A/D Converter.

• TCSR_1, TCSR_5

Bit

Bit Name

Initial

Value

R/W

Description

CMFB

R/(W)*

Compare Match Flag B

[Setting condition]

• When TCNT matches TCORB

[Clearing conditions]

• When writing 0 after reading CMFB = 1

(When the CPU is used to clear this flag by writing 0

while the corresponding interrupt is enabled, be sure

to read the flag after writing 0 to it.)

• When the DTC is activated by a CMIB interrupt while

the DISEL bit in MRB of the DTC is 0*

H8SX/1663M Datasheet(PDF) 861 Page - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 861 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL