Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663M Datasheet(PDF) 890 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 890 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 886Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 887Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 888Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 889Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 890Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 891Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 892Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 893Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 894Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 890 / 1504 page
background image
Section 18 Watchdog Timer (WDT)
Rev. 2.00 Sep. 24, 2008 Page 858 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
7
OVF
0
R/(W)* Overflow Flag
Indicates that TCNT has overflowed in interval timer
mode. Only 0 can be written to this bit, to clear the flag.
[Setting condition]
When TCNT overflows in interval timer mode (changes
from H'FF to H'00)
When internal reset request generation is selected in
watchdog timer mode, OVF is cleared automatically by
the internal reset.
[Clearing condition]
Cleared by reading TCSR when OVF = 1, then writing 0
to OVF
(When the CPU is used to clear this flag while the
corresponding interrupt is enabled, be sure to read the
flag after writing 0 to it.)
6
WT/
IT
0
R/W
Timer Mode Select
Selects whether the WDT is used as a watchdog timer or
interval timer.
0: Interval timer mode
When TCNT overflows, an interval timer interrupt
(WOVI) is requested.
1: Watchdog timer mode
When TCNT overflows, the
WDTOVF signal is output.
5
TME
0
R/W
Timer Enable
When this bit is set to 1, TCNT starts counting. When this
bit is cleared, TCNT stops counting and is initialized to
H'00.
4, 3
All 1
R
Reserved
These are read-only bits and cannot be modified.
2
1
0
CKS2
CKS1
CKS0
0
0
0
R/W
R/W
R/W
Clock Select 2 to 0
Select the clock source to be input to TCNT. The overflow
cycle for P
φ = 20 MHz is indicated in parentheses.
000: Clock P
φ/2 (cycle: 25.6 µs)
001: Clock P
φ/64 (cycle: 819.2 µs)
010: Clock P
φ/128 (cycle: 1.6 ms)
011: Clock P
φ/512 (cycle: 6.6 ms)
100: Clock P
φ/2048 (cycle: 26.2 ms)
101: Clock P
φ/8192 (cycle: 104.9 ms)
110: Clock P
φ/32768 (cycle: 419.4 ms)
111: Clock P
φ/131072 (cycle: 1.68 s)
Note:
*
Only 0 can be written to this bit, to clear the flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com