Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663M Datasheet(PDF) 910 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 910 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 906Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 907Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 908Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 909Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 910Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 911Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 912Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 913Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 914Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 910 / 1504 page
background image
Section 19 Serial Communication Interface (SCI, IrDA, CRC)
Rev. 2.00 Sep. 24, 2008 Page 878 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
1
0
CKS1
CKS0
0
0
R/W
R/W
Clock Select 1, 0
These bits select the clock source for the baud rate
generator.
00: P
φ clock (n = 0)
01: P
φ/4 clock (n = 1)
10: P
φ/16 clock (n = 2)
11: P
φ/64 clock (n = 3)
For the relation between the settings of these bits and the
baud rate, see section 19.3.9, Bit Rate Register (BRR).
n is the decimal display of the value of n in BRR (see
section 19.3.9, Bit Rate Register (BRR)).
Note:
*
Available in SCI_0, 1, 2, and 4 only. Setting is prohibited in SCI_5 and SCI_6.
Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):
Bit
Bit Name
Initial
Value
R/W
Description
7
GM
0
R/W
GSM Mode
Setting this bit to 1 allows GSM mode operation. In GSM
mode, the TEND set timing is put forward to 11.0 etu from
the start and the clock output control function is
appended. For details, see sections 19.7.6, Data
Transmission (Except in Block Transfer Mode) and
19.7.8, Clock Output Control (Only SCI_0, 1, 2, and 4).
6
BLK
0
R/W
Setting this bit to 1 allows block transfer mode operation.
For details, see section 19.7.3, Block Transfer Mode.
5
PE
0
R/W
Parity Enable (valid only in asynchronous mode)
When this bit is set to 1, the parity bit is added to transmit
data before transmission, and the parity bit is checked in
reception. Set this bit to 1 in smart card interface mode.
4
O/
E
0
R/W
Parity Mode (valid only when the PE bit is 1 in
asynchronous mode)
0: Selects even parity
1: Selects odd parity
For details on the usage of this bit in smart card interface
mode, see section 19.7.2, Data Format (Except in Block
Transfer Mode).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com