Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

H8SX/1663M Datasheet(PDF) 1022 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 1022 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1018Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1019Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1020Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1021Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1022Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1023Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1024Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1025Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1026Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1022 / 1504 page
background image
Section 20 USB Function Module (USB)
Rev. 2.00 Sep. 24, 2008 Page 990 of 1468
REJ09B0412-0200
20.3.23
Configuration Value Register (CVR)
This register stores the Configuration, Interface, or Alternate set value when the Set Configuration
or Set Interface command from the host is correctly received.
Bit
Bit Name
Initial Value
R/W
7
CNFV1
0
R
6
CNFV0
0
R
5
INTV1
0
R
4
INTV0
0
R
3
0
R
2
ALTV2
0
R
1
ALTV1
0
R
0
ALTV0
0
R
Bit
Bit Name
Initial
Value
R/W
Description
7
6
CNFV1
CNFV0
All 0
R
These bits store Configuration Setting value when
they receive Set Configuration command. CNFV is
updated when the SETC bit in IFR2 is set to 1.
5
4
INTV1
INTV0
All 0
R
These bits store Interface Setting value when they
receive Set Interface command. INTV is updated
when the SETI bit in IFR2 is set to 1.
3
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
2
ALTV2
0
R
1
ALTV1
0
R
0
ALTV0
0
R
These bits store Alternate Setting value when they
receive Set Interface command. ALTV2 to ALTV0 are
updated when the SETI bit in IFR2 is set to 1.
20.3.24
Control Register (CTLR)
This register sets functions for bits ASCE, PWMD, RSME, and, PWUPS.
Bit
Bit Name
Initial Value
R/W
7
0
R
6
0
R
5
0
R
4
RWUPS
0
R
3
RSME
0
R/W
2
PWMD
0
R/W
1
ASCE
0
R/W
0
0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com