Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663M Datasheet(PDF) 1152 Page - Renesas Technology Corp

Part # H8SX/1663M
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Datasheet(HTML) 1152 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 1148Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1149Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1150Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1151Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1152Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1153Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1154Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1155Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 1156Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1152 / 1504 page
background image
Section 25 Flash Memory
Rev. 2.00 Sep. 24, 2008 Page 1120 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
3 to 1
All 0
R
Reserved
These are read-only bits and cannot be modified.
0
SCO
0
(R)/W*
Source Program Copy Operation
Requests the on-chip programming/erasing program to
be downloaded to the on-chip RAM. When this bit is set
to 1, the on-chip program which is selected by FPCS or
FECS is automatically downloaded in the on-chip RAM
area specified by FTDAR.
In order to set this bit to 1, the RAM emulation mode
must be canceled, H'A5 must be written to FKEY, and
this operation must be executed in the on-chip RAM.
Dummy read of FCCS must be executed twice
immediately after setting this bit to 1. All interrupts must
be disabled during download. This bit is cleared to 0
when download is completed.
During program download initiated with this bit,
particular processing which accompanies bank-
switching of the program storage area is executed.
Before a download request, initialize the VBR contents
to H'00000000. After download is completed, the VBR
contents can be changed.
0: Download of the programming/erasing program is not
requested.
[Clearing condition]
• When download is completed
1: Download of the programming/erasing program is
requested.
[Setting conditions] (When all of the following conditions
are satisfied)
• Not in RAM emulation mode (the RAMS bit in
RAMER is cleared to 0)
• H'A5 is written to FKEY
• Setting of this bit is executed in the on-chip RAM
Note:
*
This is a write-only bit. This bit is always read as 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com