PIC12F1822-ISLASHMF datasheet(327/398 Pages) MICROCHIP

327 / 398 page

 2010 Microchip Technology Inc.

Preliminary

DS41413A-page 327

PIC12F/LF1822/16F/LF1823

LSLF

Logical Left Shift

Syntax:

[ label ] LSLF

f {,d}

Operands:

 f  127

[0,1]

Operation:

(f<7>)

 C

(f<6:0>)

 dest<7:1>

 dest<0>

Status Affected:

C, Z

Description:

The contents of register ‘f’ are shifted

one bit to the left through the Carry flag.

A ‘0’ is shifted into the LSb. If ‘d’ is ‘0’,

the result is placed in W. If ‘d’ is ‘1’, the

result is stored back in register ‘f’.

LSRF

Logical Right Shift

Syntax:

[ label ] LSLF

f {,d}

Operands:

 f  127

[0,1]

Operation:

 dest<7>

(f<7:1>)

 dest<6:0>,

(f<0>)

 C,

Status Affected:

C, Z

Description:

The contents of register ‘f’ are shifted

one bit to the right through the Carry

flag. A ‘0’ is shifted into the MSb. If ‘d’ is

‘0’, the result is placed in W. If ‘d’ is ‘1’,

the result is stored back in register ‘f’.

MOVF

Move f

Syntax:

[ label ]

MOVF f,d

Operands:

 f  127

 [0,1]

Operation:

(f)

 (dest)

Status Affected:

Description:

The contents of register f is moved to

a destination dependent upon the

status of d. If d = 0,

destination is W register. If d = 1, the

destination is file register f itself. d = 1

is useful to test a file register since

status flag Z is affected.

Words:

Cycles:

Example:

MOVF

FSR, 0

After Instruction

W = value in FSR register

Z= 1

PIC12F1822-I/MF Datasheet(PDF) 327 Page - Microchip Technology

PIC12F1822-I/MF Datasheet(HTML) 327 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL