Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MEC1322 Datasheet(PDF) 146 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 146 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 142Page - Microchip Technology MEC1322 Datasheet HTML 143Page - Microchip Technology MEC1322 Datasheet HTML 144Page - Microchip Technology MEC1322 Datasheet HTML 145Page - Microchip Technology MEC1322 Datasheet HTML 146Page - Microchip Technology MEC1322 Datasheet HTML 147Page - Microchip Technology MEC1322 Datasheet HTML 148Page - Microchip Technology MEC1322 Datasheet HTML 149Page - Microchip Technology MEC1322 Datasheet HTML 150Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 456 page
background image
MEC1322
DS00001719D-page 146
 2014 - 2015 Microchip Technology Inc.
11.5
Host Interface
The 8042 interface is accessed by host software via a registered interface, as defined in Section 11.13, "Configuration
Registers" and Section 11.14, "Runtime Registers".
11.6
Power, Clocks and Reset
This section defines the Power, Clock, and Reset parameters of the block.
11.6.1
POWER DOMAINS
11.6.2
CLOCK INPUTS
11.6.3
RESETS
11.7
Interrupts
This section defines the Interrupt Sources generated from this block.
11.8
Low Power Modes
The 8042 Interface may be put into a low power state by the chip’s Power, Clocks, and Reset (PCR) circuitry.
TABLE 11-2:
POWER SOURCES
Name
Description
VCC1
This Power Well is used to power the registers and logic in this block.
TABLE 11-3:
CLOCK INPUTS
Name
Description
1MHz
Clock used for the counter in the CPU_RESET circuitry.
TABLE 11-4:
RESET SIGNALS
Name
Description
VCC1_RESET
This reset is asserted when VCC1 is applied.
PWRGD
This signal is asserted when the main power rail is asserted.
PCI RESET#
This signal is asserted when LRESET# is asserted.
nSIO_RESET
This signal is asserted when VCC1 is low, PWRGD is low, or LRESET#
is asserted.
TABLE 11-5:
SYSTEM INTERRUPTS
Source
Description
KIRQ
This interrupt source for the SIRQ logic, representing a Keyboard inter-
rupt, is generated when the PCOBF status bit is ‘1’.
MIRQ
This interrupt source for the SIRQ logic, representing a Mouse interrupt,
is generated when the AUXOBF status bit is ‘1’.
TABLE 11-6:
EC INTERRUPTS
Source
Description
8042EM_IBF
Interrupt generated by the host writing either data or command to the data
register
8042EM_OBF
Interrupt generated by the host reading either data or aux data from the
data register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com