Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ADE9078 Datasheet(PDF) 105 Page - Analog Devices

Part # ADE9078
Description  High Performance
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE9078 Datasheet(HTML) 105 Page - Analog Devices

Back Button ADE9078 Datasheet HTML 100Page - Analog Devices ADE9078 Datasheet HTML 101Page - Analog Devices ADE9078 Datasheet HTML 102Page - Analog Devices ADE9078 Datasheet HTML 103Page - Analog Devices ADE9078 Datasheet HTML 104Page - Analog Devices ADE9078 Datasheet HTML 105Page - Analog Devices ADE9078 Datasheet HTML 106Page - Analog Devices ADE9078 Datasheet HTML 107Page - Analog Devices ADE9078 Datasheet HTML 108Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 105 / 108 page
background image
ADE9078
Data Sheet
Rev. 0 | Page 104 of 107
Addr. Name
Bits
Bit Name
Settings Description
Reset
Access
[11:9]
HPF_CRN
High-pass filter corner (f3dB) enabled when the
HPFDIS bit in the CONFIG0 register = 0.
0x6
R/W
000 38.695 Hz.
001 19.6375 Hz.
010 9.895 Hz.
011 4.9675 Hz.
100 2.49 Hz.
101 1.2475 Hz.
110 0.625 Hz.
111 0.3125 Hz.
[8:0]
RESERVED
Reserved.
0x0
R
0x4B0 EP_CFG
[15:13] NOLOAD_TMR
This register configures how many 4 kSPS samples
to evaluate the no load condition over.
0x0
R/W
000 64.
001 128.
010 256.
011 512.
100 1024.
101 2048.
110 4096.
111 Disable no load threshold.
[12:8]
RESERVED
Reserved.
0x0
R
7
PWR_SIGN_SEL
Selects whether the REVRPx bit follows the sign of
the total or fundamental reactive power.
0x0
R/W
0 Total reactive power.
1 Fundamental reactive power.
6
RESERVED
Reserved.
0x0
R
5
RD_RST_EN
Set this bit to enable the energy register read with
reset feature. If this bit is set, when one of the
xWATTHR, xVAHR, xVARHR and xFVARHR register is
read, it is reset and begins accumulating energy
from zero.
0x0
R/W
4
EGY_LD_ACCUM
If this bit = 0, the internal energy register is added
to the user accessible energy register. If the bit is
set, the internal energy register overwrites the
user accessible energy register when the EGYRDY
event occurs.
0x0
R/W
[3:2]
RESERVED
Reserved.
0x0
R
1
EGY_TMR_MODE
This bit determines whether energy is
accumulated based on the number of 4 kSPS
samples or zero crossing events configured in the
EGY_TIME register.
0x0
R/W
0 Accumulate energy based on 4 kSPS samples.
1 Accumulate energy based on the zero crossing
selected by the ZX_SEL bits in the ZX_LP_SEL
register.
0
EGY_PWR_EN
Set this bit to enable the energy and power
accumulator, when the run bit is also set.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com