| Electronic Components Datasheet Search |
|
The question interval is too short.
Please try again in a few seconds.
Hello, Please ask a question about XR81112 Datasheet
# Example questions:
➢ What are the four output frequency configurations selectable via the fsel[1:0] pins, and what happens if these pins are left floating?
➢ What is the operating temperature range specified for the xr81112, and what packaging options are available?
➢ Describe the recommended termination schemes for both lvpecl and lvds outputs, and why are they necessary?
1. Overview & Function
️· What it is: The XR81112 is a Universal Clock generator. It's a device designed to create multiple clock signals for various applications.
️· Key Features:
- Supports multiple output frequencies (up to 4, selectable via FSEL pins).
- Can output LVPECL, LVDS, and standard CMOS signals.
- High-performance with excellent phase noise characteristics.
️· Applications: WAN (Wide Area Network) equipment, Synchronous data transmission, any application needing stable, precisely timed clocks.
2. Pinout and Functionality
️· FSEL0, FSEL1: These pins select one of four predefined output frequencies.
️· OE (Output Enable): Active-high input. Outputs are enabled when OE is high, disabled when low. (typically CMOS compatible)
️· Q, Q: Positive and inverted outputs.
️· VCC, VEE: Power supply pins. (Typically 3.3V and -2.5V or -3.3V. Confirm voltage requirements from the datasheet for the specific model.)
️· Internal Pull-Downs: FSEL pins have internal pull-down resistors, so they default to Frequency #1 if left floating.
3. Output Frequency Selection
| FSEL[1:0] | Output Frequency (MHz) |
|---|---|
| 00 | Frequency #1 |
| 01 | Frequency #2 |
| 10 | Frequency #3 |
| 11 | Frequency #4 |
1. Overview & Function
️· What it is: The XR81112 is a Universal Clock generator. It's a device designed to create multiple clock signals for various applications.
️· Key Features:
- Supports multiple output frequencies (up to 4, selectable via FSEL pins).
- Can output LVPECL, LVDS, and standard CMOS signals.
- High-performance with excellent phase noise characteristics.
️· Applications: WAN (Wide Area Network) equipment, Synchronous data transmission, any application needing stable, precisely timed clocks.
2. Pinout and Functionality
️· FSEL0, FSEL1: These pins select one of four predefined output frequencies.
️· OE (Output Enable): Active-high input. Outputs are enabled when OE is high, disabled when low. (typically CMOS compatible)
️· Q, Q: Positive and inverted outputs.
️· VCC, VEE: Power supply pins. (Typically 3.3V and -2.5V or -3.3V. Confirm voltage requirements from the datasheet for the specific model.)
️· Internal Pull-Downs: FSEL pins have internal pull-down resistors, so they default to Frequency #1 if left floating.
3. Output Frequency Selection
| FSEL[1:0] | Output Frequency (MHz) |
|---|---|
| 00 | Frequency #1 |
| 01 | Frequency #2 |
| 10 | Frequency #3 |
| 11 | Frequency #4 |
| Part No. | XR81112 |
| Manufacturer | EXAR |
| Size | 256 Kbytes |
| Pages | 12 pages |
| Description | Universal Clock - High Frequency LVCMOS/LVDS/LVPECL Clock Synthesizer |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |