| Manufacturer | Part # | Datasheet | Description |
Cypress Semiconductor |
CY7C1266V18
|
1Mb / 27P |
36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1166KV18
|
874Kb / 29P |
18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1562XV18
|
869Kb / 29P |
72-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1568XV18
|
450Kb / 27P |
72-Mbit DDR II Xtreme SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C2568XV18
|
883Kb / 29P |
72-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C1262XV18
|
1Mb / 29P |
36-Mbit QDR짰 II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1263XV18
|
1Mb / 30P |
36-Mbit QDR짰 II Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C1268KV18
|
871Kb / 28P |
36-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
|
CY7C2268XV18
|
907Kb / 29P |
36-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
|
CY7C2568XV18
|
908Kb / 29P |
72-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
|
British ▼ 
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
New Zealand
