| Electronic Components Datasheet Search |
|
MPC9653 Datasheet(PDF) 3 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC9653 Datasheet(HTML) 3 Page - Motorola, Inc |
|
3 / 12 page ![]() MPC9653 TIMING SOLUTIONS 3 MOTOROLA Table 1: PIN CONFIGURATION Pin I/O Type Function PCLK, PCLK Input LVPECL PECL reference clock signal FB_IN Input LVCMOS PLL feedback signal input, connect to QFB VCO_SEL Input LVCMOS Operating frequency range select BYPASS Input LVCMOS PLL and output divider bypass select PLL_EN Input LVCMOS PLL enable/disable MR/OE Input LVCMOS Output enable/disable (high-impedance tristate) and device reset Q0-7 Output LVCMOS Clock outputs QFB Output LVCMOS Clock output for PLL feedback, connect to FB_IN GND Supply Ground Negative power supply (GND) VCC_PLL Supply VCC PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. Please see applications section for details. VCC Supply VCC Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation Table 2: FUNCTION TABLE Control Default 0 1 PLL_EN 1 Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Selects the VCO outputa BYPASS 1 Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9653 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Selects the output dividers. VCO_SEL 1 VCO ÷ 1 (High frequency range). fREF = fQ0-7 = 4 ⋅ fVCO VCO ÷ 2 (Low output range). fREF = fQ0-7 = 8 ⋅ fVCO MR/OE 0 Outputs enabled (active) Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK). a. PLL operation requires BYPASS=1 and PLL_EN=1. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |