Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ICM7211AM Datasheet(PDF) 4 Page - Renesas Technology Corp

Part # ICM7211AM
Description  4-Digit, LCD Display Driver
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICM7211AM Datasheet(HTML) 4 Page - Renesas Technology Corp

  ICM7211AM Datasheet HTML 1Page - Renesas Technology Corp ICM7211AM Datasheet HTML 2Page - Renesas Technology Corp ICM7211AM Datasheet HTML 3Page - Renesas Technology Corp ICM7211AM Datasheet HTML 4Page - Renesas Technology Corp ICM7211AM Datasheet HTML 5Page - Renesas Technology Corp ICM7211AM Datasheet HTML 6Page - Renesas Technology Corp ICM7211AM Datasheet HTML 7Page - Renesas Technology Corp ICM7211AM Datasheet HTML 8Page - Renesas Technology Corp ICM7211AM Datasheet HTML 9Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
ICM7211AM
FN3158 Rev 8.00
Page 4 of 9
October 22, 2015
Input Definitions In this table, VDD and VSS are considered to be normal operating input logic levels. Actual input low and high levels are specified
under Operating Characteristics. For lowest power consumption, input signals should swing over the full supply.
INPUT
DIP TERMINAL
CONDITIONS
FUNCTION
B0
27
VDD = Logical One
VSS = Logical Zero
Ones (Least Significant)
Data Input Bits
B1
28
VDD = Logical One
VSS = Logical Zero
Twos
B2
29
VDD = Logical One
VSS = Logical Zero
Fours
B3
30
VDD = Logical One
VSS = Logical Zero
Eights (Most Significant)
OSC
36
Floating or with External
Capacitor to VDD
Oscillator Input
VSS
Disables BP output devices, allowing segments to be synchronized to an
external signal input at the BP terminal (Pin 5).
Interface Input Configuration
INPUT
DESCRIPTION
DIP TERMINAL
CONDITIONS
FUNCTION
DA1
Digit Address
Bit 1 (LSB)
31
VDD = Logical One
VSS = Logical Zero
DA1 and DA2 serve as a 2-bit Digit Address Input
DA2, DA1 = 00 selects D4
DA2, DA1 = 01 selects D3
DA2, DA1 = 10 selects D2
DA2, DA1 = 11 selects D1
DA2
Digit Address
Bit 2 (MSB)
32
VDD = Logical One
VSS = Logical Zero
CS1
Chip Select 1
33
VDD = Inactive
VSS = Active
When both CS1 and CS2 are taken low, the data at the Data and Digit
Select code inputs are written into the input latches. On the rising edge
of either Chip Select, the data is decoded and written into the output
latches.
CS2
Chip Select 2
34
VDD = Inactive
VSS = Active
Timing Diagram
FIGURE 1. MICROPROCESSOR INTERFACE INPUT
CS1
(CS2)
CS2
(CS1)
DATA AND
DIGIT
ADDRESS
= DON’T CARE
tDH
tDS
tWI
tICS



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com