Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TLE9255WLC Datasheet(PDF) 91 Page - Infineon Technologies AG

Part # TLE9255WLC
Description  HS CAN Transceiver with Partial Networking
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE9255WLC Datasheet(HTML) 91 Page - Infineon Technologies AG

Back Button TLE9255WLC Datasheet HTML 87Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 88Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 89Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 90Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 91Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 92Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 93Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 94Page - Infineon Technologies AG TLE9255WLC Datasheet HTML 95Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 100 page
background image
Data Sheet
91
Rev. 1.02 2018-02-02
TLE9255W
Electrical Characteristics
Logic Input CSN
“high” level input voltage
threshold
VH
-0.5 x
VIO
0.7 x
VIO
V–
P_10.7.21
“low” level input voltage
threshold
VL
0.3 x
VIO
0.4 x
VIO
-V
P_10.7.31
“high” level input current
IH
-2.0
2.0
µA
VCSN = VIO,
pull-down;
P_10.7.33
“low” level input current
IL
-200
-20
µA
VCSN =0 V;
P_10.7.34
Input capacitance
CIN
––
10
pF
1)
P_10.7.35
Logic Output: MISO
“high” level output current IMISO_H
–-
-1.0
mA
VMISO = VIO -0.4 V;
P_10.7.8
“low” level output current
IMISO_L
1-
mA
VMISO =0.4 V;
P_10.7.9
Rise time
tMISO_R
-
80.0
ns
30% - 70% of VIO,
CMISO = 100 pF;
P_10.7.10
Fall time
tMISO_F
-
80.0
ns
70% - 30% of VIO,
CMISO = 100 pF;
P_10.7.11
Difference of rise and fall
time
|tMISO_R -
tMISO_F|
-
10.0
ns
CMISO = 100 pF;
P_10.7.12
“tri-state” leakage current
IMISO_Tri
-10.0
10.0
µA
0 < VMISO < VIO;
P_10.7.13
“tri-state” Input capacitance CIN_MISO
––
10
pF
1)
P_10.7.14
SPI data timing1)
Clock “high” period
tSCLK_H
125
ns
P_10.7.15
Clock “low” period
tSCLK_L
125
ns
P_10.7.16
Clock “low” before CSN
“low”
tbef
125
ns
P_10.7.17
CSN setup time
tlead_NM
1
µs
Normal-operating
Mode, Stand-by
Mode, Receive-
only Mode;
P_10.7.18
CSN setup time
tlead_SP
6.0
µs
Selective Wake
Sub-Mode,
Selective Sleep
Sub-Mode, Sleep
WUP Mode;
P_10.7.19
SCLK setup time
tlag
250
ns
P_10.7.20
MOSI setup time
tMOSI_SU
25
ns
P_10.7.22
Table 22
SPI (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL =60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter
Symbol
Values
Unit
Note or
Test Condition
Number
Min.
Typ.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com