Pad Assignment

Chip size: 4340

´5030 (mm)

2

* The IC substrate should be connected to VSS in the PCB layout artwork.

HT1660

Rev. 1.00

3

September 16, 2003

( 0 , 0 )

1

2

3

4

5

6

7

8

9

1 0

1 1

1 2

1 3

1 4

1 5

1 6

1 7

1 8

1 9

2 0

2 1

2 2

2 3

2 4

2 5

2 6

2 7

2 8

2 9

3 0

3 1

3 2

3 3

3 4

3 5

3 6

3 7

3 8

3 9

4 0

4 1

4 2

4 3

4 4

4 5

4 6

4 7 4 8 4 9

5 0

5 1

5 2

5 3

5 4

5 5

5 6

5 7

5 8

5 9

6 0

6 1

6 2

6 3

6 4

6 5

6 6

6 7

6 8

6 9

7 0

7 1 7 2 7 3

7 4

7 5

1 1 7

1 1 6

1 1 5

1 1 4

1 1 3

1 1 2

1 1 1

1 1 0

1 0 9

1 0 8

1 0 7

1 0 6

1 0 5

1 0 4

1 0 3

1 0 2

1 0 1

1 0 0

9 9

9 8

9 7

9 6

9 5

9 4

9 3

9 2

9 1

9 0

8 9

8 8

8 7

8 6

8 5

8 4

8 3

8 2

8 1

8 0

7 9

7 8

7 7

7 6

1 1 8

1 1 9

1 2 0

1 2 1

1 2 2

1 2 3

1 2 4

1 2 5

1 2 6

1 2 7

1 2 8

1 2 9

1 3 0

1 3 1

1 3 2

1 3 3

1 3 4

1 3 5

1 3 6

1 3 7

1 3 8

1 3 9

1 4 0

1 4 1

1 4 2

1 4 3

1 4 4

1 4 5

1 4 6

1 4 7

1 4 8

1 4 9

S E G 6 3

S E G 6 4

S E G 6 5

S E G 6 6

S E G 6 7

S E G 6 8

S E G 6 9

S E G 7 0

S E G 7 1

S E G 7 2

S E G 7 3

S E G 7 4

S E G 7 5

S E G 7 6

S E G 7 7

S E G 7 8

S E G 7 9

S E G 8 0

S E G 8 1

S E G 8 2

S E G 8 3

S E G 8 4

S E G 8 5

S E G 8 6

S E G 8 7

S E G 8 8

S E G 8 9

S E G 9 0

S E G 9 1

S E G 9 2

S E G 9 3

S E G 9 4

S E G 9 5

C O M 3 1

C O M 3 0

C O M 2 9

C O M 2 8

C O M 2 7

C O M 2 6

C O M 2 5

C O M 2 4

C O M 2 3

C O M 2 2

C O M 2 1

C O M 2 0

C O M 1 9

S E G 3 0

S E G 2 9

S E G 2 8

S E G 2 7

S E G 2 6

S E G 2 5

S E G 2 4

S E G 2 3

S E G 2 2

S E G 2 1

S E G 2 0

S E G 1 9

S E G 1 8

S E G 1 7

S E G 1 6

S E G 1 5

S E G 1 4

S E G 1 3

S E G 1 2

S E G 1 1

S E G 1 0

S E G 9

S E G 8

S E G 7

S E G 6

S E G 5

S E G 4

S E G 3

S E G 2

S E G 1

S E G 0

C O M 1 5

C O M 1 4

C O M 1 3

C O M 1 2

C O M 1 1

C O M 1 0

C O M 9

C O M 8

C O M 7

C O M 6

C O M 5

C O M 4

C O M 3