Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SP6139 Datasheet(PDF) 6 Page - Sipex Corporation

Part # SP6139
Description  Wide Input, 1.3MHz Synchronous PWM Controller
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SIPEX [Sipex Corporation]
Direct Link  http://www.sipex.com
Logo SIPEX - Sipex Corporation

SP6139 Datasheet(HTML) 6 Page - Sipex Corporation

Back Button SP6139 Datasheet HTML 2Page - Sipex Corporation SP6139 Datasheet HTML 3Page - Sipex Corporation SP6139 Datasheet HTML 4Page - Sipex Corporation SP6139 Datasheet HTML 5Page - Sipex Corporation SP6139 Datasheet HTML 6Page - Sipex Corporation SP6139 Datasheet HTML 7Page - Sipex Corporation SP6139 Datasheet HTML 8Page - Sipex Corporation SP6139 Datasheet HTML 9Page - Sipex Corporation SP6139 Datasheet HTML 10Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
6
Date: 12/20/04
SP6139 Wide Input, 1.3MHz Synchronous PWM Controller
© Copyright 2004 Sipex Corporation
THEORY OF OPERATION
zero response is required, then compensation
can be a simple as an RC to ground. If a more
complex compensation is required, then the
amplifier has enough bandwidth (45
° at 4 MHz)
and enough gain (60dB) to run Type III compen-
sation schemes with adequate gain and phase
margins at cross over frequencies greater than
50kHz.
The common mode output of the error amplifier
is 0.9V to 2.2V. Therefore, the PWM voltage
ramp has been set between 1.1V and 2.2V to
ensure proper 0% to 100% duty cycle capability.
The voltage loop also includes two other very
important features. One is an asynchronous start
up mode. Basically, the GL driver can not turn
on unless the GH driver has attempted to turn on
or the SS pin has exceeded 1.7V. This feature
prevents the controller from “dragging down”
the output voltage during startup or in fault
modes. The second feature is a 100% duty cycle
timeout that ensures synchronized refreshing of
the BST capacitor at very high duty ratios. In the
event that the GH driver is on for 20 continuous
clock cycles, a reset is given to the PWM flip
flop half way through the 21st cycle. This forces
GL to rise for the remainder of the cycle, in turn
refreshing the BST capacitor.
Gate Drivers
The SP6139 contains a pair of powerful 2
SOURCE and 1.5
Ω SINK drivers. These state
of the art drivers are designed to drive external
NFETs capable of handling up to 30A. Rise,
fall, and non-overlap times have all been minized
to achieve maximum efficiency. All drive pins
GH, GL & SWN are monitored continuously to
ensure that only one external NFET is ever on at
any given time.
90%
10%
RISE TIME
2V
NON-OVERLAP
FALL TIME
2V
90%
10%
GH(GL)
GL(GH)
GATE DRIVER TEST CONDITIONS
V(BST)
GH
Voltage
V(VCC)
V(SWN)
GL
Voltage
V(VIN)
0V
-0V
-V(Diode) V
V(VIN)+V(VCC)
BST
Voltage
V(VCC)
TIME
SWN
Voltage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com