Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC941 Datasheet(PDF) 10 Page - Integrated Device Technology

Part # MPC941
Description  Low Voltage, 1:27 Clock Distribution Chip
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

MPC941 Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button MPC941 Datasheet HTML 5Page - Integrated Device Technology MPC941 Datasheet HTML 6Page - Integrated Device Technology MPC941 Datasheet HTML 7Page - Integrated Device Technology MPC941 Datasheet HTML 8Page - Integrated Device Technology MPC941 Datasheet HTML 9Page - Integrated Device Technology MPC941 Datasheet HTML 10Page - Integrated Device Technology MPC941 Datasheet HTML 11Page - Integrated Device Technology MPC941 Datasheet HTML 12Page - Integrated Device Technology MPC941 Datasheet HTML 13Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 10 / 13 page
background image
REVISION 10 3/18/15
10
LOW VOLTAGE, 1:27 CLOCK DISTRIBUTION CHIP
MPC941 DATA SHEET
Figure 12. LVCMOS_CLK MPC941 AC Test Reference for VCC = 3.3 V and VCC = 2.5 V
Figure 13. PECL_CLK MPC941 AC Test Reference for VCC = 3.3 V and VCC = 2.5 V
Figure 14. LVPECL Propagation Delay (tPD)
Test Reference
Figure 15. LVCMOS Propagation Delay (tPD)
Test Reference
Figure 16. Output Duty Cycle (DC)
Figure 17. Output-to-Output Skew tSK(O)
Figure 18. Output Transition Time Test Reference
Figure 19. Input Transition Time Test Reference
Pulse
Generator
Z = 50
RT = 50
ZO = 50
RT = 50
ZO = 50
DUT MPC941
VTT
VTT
Differential Pulse
Generator
Z = 50
RT = 50
ZO = 50
RT = 50
ZO = 50
DUT MPC941
VTT
VTT
VCC
VCC÷2
GND
VPP
VCMR
PCLK_CLK
PCLK_CLK
Q
tPD
LVCMOS_CLK
Q
VCC
VCC 2
GND
tPD
VCC
VCC 2
GND
The time from the PLL controlled edge to the non controlled
edge, divided by the time between PLL controlled edges,
expressed as a percentage
DC = t
P/t0 x 100%
VCC
VCC  2
GND
t0
tP
The pin-to-pin skew is defined as the worst case difference
in propagation delay between any two similar delay path
within a single device
tSK(O)
VCC  2
GND
VOH
VCC  2
GND
VCC
tF
tR
VCC = 3.3 V VCC = 2.5 V
2.4
0.55
1.8 V
0.6 V
tF
tR
VCC = 3.3 V VCC = 2.5 V
2.0
0.8
1.7 V
0.7 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com