MBM29PL64LM datasheet(3/69 Pages) SPANSION

3 / 69 page

MBM29PL64LM90/10

(Continued)

The standard MBM29PL64LM offers access times of 90 ns, allowing operation of high-speed microprocessors

without wait states. To eliminate bus contention the devices have separate chip enable (CE), write enable (WE),

and output enable (OE) controls.

The MBM29PL64LM supports command set compatible with JEDEC single-power-supply EEPROMS standard.

Commands are written into the command register. The register contents serve as input to an internal state-

machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and

data needed for the programming and erase operations. Reading data out of the devices is similar to reading

from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29PL64LM is programmed by executing the program command sequence. This will invoke the Em-

bedded Program AlgorithmTM which is an internal algorithm that automatically times the program pulse widths

and verifies proper cell margin. Erase is accomplished by executing the erase command sequence. This will

invoke the Embedded Erase AlgorithmTM which is an internal algorithm that automatically preprograms the array

if it is not already programmed before executing the erase operation. During erase, the device automatically

times the erase pulse widths and verifies proper cell margin.

The device also features a sector erase architecture. The sector mode allows each sector to be erased and

reprogrammed without affecting other sectors. All sectors are erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated

and regulated voltages are provided for the program and erase operations. A low VCC detector automatically

inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ7,

by the Toggle Bit feature on DQ6. Once the end of a program or erase cycle has been completed, the devices

internally return to the read mode.

Fujitsu Flash technology combines years of Flash memory manufacturing experience to produce the highest

levels of quality, reliability, and cost effectiveness. The devices electrically erase all bits within a sector simulta-

neously via hot-hole assisted erase. The words are programmed one word at a time using the EPROM program-

ming mechanism of hot electron injection.

MBM29PL64LM Datasheet(PDF) 3 Page - SPANSION