Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

DSM2180F3 Datasheet(PDF) 50 Page - STMicroelectronics

Part # DSM2180F3
Description  DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply)
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

DSM2180F3 Datasheet(HTML) 50 Page - STMicroelectronics

Back Button DSM2180F3 Datasheet HTML 46Page - STMicroelectronics DSM2180F3 Datasheet HTML 47Page - STMicroelectronics DSM2180F3 Datasheet HTML 48Page - STMicroelectronics DSM2180F3 Datasheet HTML 49Page - STMicroelectronics DSM2180F3 Datasheet HTML 50Page - STMicroelectronics DSM2180F3 Datasheet HTML 51Page - STMicroelectronics DSM2180F3 Datasheet HTML 52Page - STMicroelectronics DSM2180F3 Datasheet HTML 53Page - STMicroelectronics DSM2180F3 Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 63 page
background image
DSM2180F3
50/63
Table 28. CPLD Macrocell Synchronous Clock Mode Timing
Note: 1. Fast Slew Rate output available on PB3-PB0, and PD2-PD0.
2. CLKIN (PD1) tCLCL = tCH + tCL .
Table 29. CPLD Macrocell Asynchronous Clock Mode Timing
Symbol
Parameter
Conditions
-90
Fast PT
Aloc
Turbo
Off
Slew
Rate1
Unit
Min
Max
fMAX
Maximum Frequency
External Feedback
1/(tS+tCO)
30.30
MHz
Maximum Frequency
Internal Feedback
(fCNT)
1/(tS+tCO–10)
43.48
MHz
Maximum Frequency
Pipelined Data
1/(tCH+tCL)
50.00
MHz
tS
Input Setup Time
15
Add 2
Add 10
ns
tH
Input Hold Time
0
ns
tCH
Clock High Time
Clock Input
10
ns
tCL
Clock Low Time
Clock Input
10
ns
tCO
Clock to Output Delay
Clock Input
18
Sub 2
ns
tARD
CPLD Array Delay
Any Macrocell
16
Add 2
ns
tMIN
Minimum Clock Period 2
tCH+tCL
20
ns
Symbol
Parameter
Conditions
-90
PT
Aloc
Turbo
Off
Slew
Rate
Unit
Min
Max
fMAXA
Maximum Frequency
External Feedback
1/(tSA+tCOA)
26.32
MHz
Maximum Frequency
Internal Feedback
(fCNTA)
1/(tSA+tCOA–10)
35.71
MHz
Maximum Frequency
Pipelined Data
1/(tCHA+tCLA)
41.67
MHz
tSA
Input Setup Time
8
Add 2
Add 10
ns
tHA
Input Hold Time
12
ns
tCHA
Clock Input High Time
12
Add 10
ns
tCLA
Clock Input Low Time
12
Add 10
ns
tCOA
Clock to Output Delay
30
Add 10
Sub 2
ns
tARDA
CPLD Array Delay
Any Macrocell
16
Add 2
ns
tMINA
Minimum Clock Period
1/fCNTA
28
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com