MPC7445 datasheet(29/64 Pages) FREESCALE

Part #	MPC7445

Description	RISC Microprocessor Hardware Specifications

PDF	64 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

29 / 64 page

MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 11 shows the typical connection diagram for the MPC7455 interfaced to PB2 SRAMs, such as the Freescale

MCM63R737, or late write SRAMs, such as the Freescale MCM63R836A.

Figure 11. Typical Synchronous 1-MByte L3 Cache Late Write or PB2 Interface

L3_ADDR[16:0]

L3_CNTL[0]

SA[16:0]

SRAM 0

DQ[0:17]

DQ[18:36]

L3_CNTL[1]

GVDD/2

GND

SRAM 1

GVDD/2

GND

{L3_DATA[0:15],

{L3_DATA[16:31],

{L3_DATA[32:47],

L3_CLK[0]

L3_CLK[1]

L3_ECHO_CLK[0]

L3_ECHO_CLK[1]

L3_ECHO_CLK[2]

{L3_DATA[48:63],

L3_DP[0:1]}

L3_DP[2:3]}

L3_DP[4:5]}

L3_DP[6:7]}

Denotes

Receive (SRAM

to MPC7455)

Aligned Signals

MPC7455

Denotes

Transmit

(MPC7455 to

SRAM)

Aligned Signals

L3_ECHO_CLK[3]

SA[16:0]

DQ[0:17]

DQ[18:36]

Note:

1. Or as recommended by SRAM manufacturer for single-ended clocking.

MPC7445 Datasheet(PDF) 29 Page - Freescale Semiconductor, Inc

MPC7445 Datasheet(HTML) 29 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL