RF64W datasheet(45/76 Pages) HOPE

45 / 76 page

ADVANCED COMMUNICATIONS & SENSING

Page 45 of 76

RF64

Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com

If the transmitter is switched off (for example due to entering another chip mode) during transmission it will stop

immediately, even if there is still unsent data.

Figure 39 illustrates Tx processing with a 16 byte FIFO depth and Tx_start_irq_0=0. Please note that in this

example the packet length is equal to FIFO size, but this does not need to be the case, the uC can use the FIFO

interrupts anytime during Tx to manage FIFO contents and write additional bytes.

Start condition

(Cf. Tx_start_irq_0)

Fifofull

/Fifoempty

Tx_done

from

SPI Data

FIFO

b15

b14

b13

b12

b11

b10

Data Tx

(from SR)

XXX

b10

b11

b12

b13

b14

b15

XXX

Figure 39: Tx processing in Buffered Mode (FIFO size = 16, Tx_start_irq_0=0)

5.4.3. Rx Processing

After entering Rx in Buffered mode, the chip requires the uC to retrieve the received data from the FIFO. The FIFO

will actually start being filled with received bytes either; when a Sync word has been detected (in this case only the

bytes following the Sync word are filled into the FIFO) or when the Fifo_fill bit is asserted by the user - depending

on the state of bit, IRQParam_Fifo_fill_method.

In Buffered mode, the packet length is not limited i.e. as long as Fifo_fill is set, the received bytes are shifted into

the FIFO.

The uC software must therefore manage the transfer of the FIFO contents by interrupt and ensure reception of the

correct number of bytes. (In this mode, even if the remote transmitter has stopped, the demodulator will output

random bits from noise)

When the FIFO is full, Fifofull IRQ source is asserted to alert the uC, that at that time, the FIFO can still be unfilled

without data loss. If the FIFO is not unfilled, once the SR is also full (i.e. 8 bits periods later) Fifo_overrun_clr is

asserted and

SR‟s content is lost.

Figure 40 illustrates an Rx processing with a 16 bytes FIFO size and Fifo_fill_method=0. Please note that in the

illustrative example of section 5.4.6, the uC does not retrieve any byte from the FIFO through SPI Data, causing

overrun.

RF64W Datasheet(PDF) 45 Page - HOPE Microelectronics CO., Ltd.

RF64W Datasheet(HTML) 45 Page - HOPE Microelectronics CO., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL