| Electronic Components Datasheet Search |
|
MT7697 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MT7697 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers |
|
7 / 81 page ![]() MT7697 Internet-of-Things Wireless Connectivity © 2016 MediaTek Inc. Page 7 of 81 This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. Table 4-2. Recommended Operating Range .........................................................................................65 Table 4-3. DC Characteristics................................................................................................................. 65 Table 4-4. XTAL Oscillator Requirements ..............................................................................................66 Table 4-5. PMU Electrical Characteristics..............................................................................................66 Table 4-6. Auxiliary ADC Specifications ................................................................................................67 Table 4-7. Thermal Characteristics........................................................................................................ 69 Table 5-1. Pin Map ................................................................................................................................ 70 Table 5-2. Pin Descriptions.................................................................................................................... 71 Table 5-3. Pin Multiplexing.................................................................................................................... 73 Table 5-4. Boostrap Option– Flash Access Mode..................................................................................78 Table 5-5. Bootstrap Option – XTAL Clock Mode ..................................................................................79 Table 5-6. Bootstrap Option – 32KHz Clock Mode................................................................................79 Table 5-7. Bookstrap Option — Chip Mode ..........................................................................................79 Table 5-8. Ordering Information ........................................................................................................... 80 List of Figures Figure 1-1. System-on-Chip Block Diagram...........................................................................................11 Figure 2-1. Chip Power Block Diagram.................................................................................................. 12 Figure 2-2. MT7697 Power State........................................................................................................... 14 Figure 2-3. Clock Generation Block Diagram.........................................................................................17 Figure 2-4. Clock Domains in N9 and CM4 Peripherals.........................................................................19 Figure 2-5. Reset Structure ................................................................................................................... 20 Figure 2-6. CM4 Subsystem – Bus Fabric ..............................................................................................22 Figure 2-7. Virtual FIFO Concept ........................................................................................................... 24 Figure 2-8. PMU Power-on Sequence ................................................................................................... 30 Figure 2-9. WDT Structure .................................................................................................................... 31 Figure 2-10. Sleep/Wakeup Sequence ................................................................................................. 32 Figure 2-11. AGPIO/GPIO Block Diagram (Left: AGPIO; Right: GPIO)....................................................39 Figure 2-12. AGPIO Configured as Output Multiplexing ......................................................................40 Figure 2-13. AGPIO Configured as Input Multiplexing ..........................................................................41 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |