 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LPC47M14X Datasheet(PDF) 111 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M14X Datasheet(HTML) 111 Page - SMSC Corporation |
|
|
111 / 205 page  SMSC DS – LPC47M14X Page 111 Rev. 03/19/2001 6.14.2 Description Each GPIO port has a 1-bit data register and an 8-bit configuration control register. The data register for each GPIO port is represented as a bit in one of the 8-bit GPIO DATA Registers, GP1 to GP6. The bits in these registers reflect the value of the associated GPIO pin as follows. Pin is an input: The bit is the value of the GPIO pin. Pin is an output: The value written to the bit goes to the GPIO pin. Latched on read and write. All of the GPIO registers are located in the PME block see “Run Time Register” section. The GPIO ports with their alternate functions and configuration state register addresses are listed in Table 54. Table 54 – General Purpose I/O Port Assignments PIN # QFP DEFAULT FUNCTION ALT. FUNC. 1 ALT. FUNCTION 2 ALT. FUNCTION 3 DATA REGISTER 1 DATA REGISTER BIT NO. REGISTER OFFSET (HEX) 32 GPIO Joystick 1 Button 1 0 33 GPIO Joystick 1 Button 2 1 34 GPIO Joystick 2 Button 1 2 35 GPIO Joystick 2 Button 2 3 36 GPIO Joystick 1 X-Axis 4 37 GPIO Joystick 1 Y-Axis 5 38 GPIO Joystick 2 X-Axis 6 39 GPIO Joystick 2 Y-Axis GP1 7 4B 41 GPIO P17 0 42 GPIO P16 EETI 1 43 GPIO P12 EETI 2 N/A Reserved 3 45 GPIO System Option 4 46 GPIO MIDI_IN 5 47 GPIO MIDI_OUT 6 50 GPIO SMI Output GP2 7 4C 51 GPIO Fan Tachometer 2 0 52 GPIO Fan Tachometer 1 1 54 GPIO Fan Speed Control 2 2 55 GPIO Fan Speed Control 1 3 61 Infrared Rx GPIO 4 62 Infrared Tx GPIO 5 63 GPIO Keyboard Reset 6 64 GPIO Gate A20 GP3 7 4D 1 GPIO Drive Density Select 0 0 2 GPIO Drive Density Select 1 EETI 1 17 GPIO Power Management Event 2 28 GPIO Device Disable Reg. Control EETI 3 N/A Reserved GP4 7:4 4E 92 GPIO Ring Indicator 2 GP5 0 4F 94 GPIO Data Carrier Detect 2 1 95 GPIO Receive Serial Data 2 2 96 GPIO Transmit Serial Data 2 3 97 GPIO Data Set Ready 2 4 97 98 GPIO Request to Send 2 5 98 99 GPIO Clear to Send 2 6 99 100 GPIO Date Terminal Ready 7 100 48 GPIO LED EETI GP6 0 50 49 GPIO LED EETI 1 N/A Reserved 7:2 Note 1: The GPIO Data and Configuration Registers are located in PME block at the offset shown from the PME_BLK address. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
