TLE8110ED datasheet(70/74 Pages) INFINEON

70 / 74 page

Data Sheet

Rev. 1.0

2018-03-07

TLE8110ED

Smart Multichannel Low Side Switch with Parallel Control and SPI Interface

Control of the device

12.3.5

PMx - Parallel Mode Register CHx

The Parallel Mode Register PMx[1] allows to “inform” the device about externally parallel connected output

channels. If a PMx bit is set, the “lower” related Input Channel controls the indicated Output Channels to

achieve best possible matching and according to that highest efficiency of both channels. Additionally to that,

the CLAMPsafe feature allows high matching during clamping.

PMx Command

Parallel Mode Register CHx; Reset Value: 0000 0000 0000B= 000H

76543210

0000

PM910

PM89

PM78

PM56

PM34

PM23

PM12

Field

Bits

Type

Description

PMx

[11:8]

R/W

PMx

[7:0]

R/W

PMx - Parallel Mode Bit

0Direct Mode,

Parallel Mode of Channel 1 with x+1.

Default PMx[0] = 0.

Controlling Parallel Mode is possible between Channel 1 to 4, 5 to

6, 7 to 10. In between the groups, no parallel mode is supported but

possible.

In case Parallel Mode is chosen and a diagnosis error at only one of

the channels is detected, the according diagnosis bit is set. This

information mismatch can be caused by tolerance related

inbalance of the channels connected together in parallel mode.

The diagnosis bits should be or-operated by the Micro Controller

side.

TLE8110ED Datasheet(PDF) 70 Page - Infineon Technologies AG

TLE8110ED Datasheet(HTML) 70 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL