Preliminary Datasheet

LP6288

Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 5 of 24

LP6288

Version 0.1 JAN.-2018

Functional Pin Description

Pin NO.

Pin Name

Description

1, 2

BKI1

Buck1 Regulator Power Source Input Pin. BKI1 is internally connected to BKI3.

3

RST

Reset Function Output. Open drain.

4

SDA

IIC interface data signal.

5

SCL

IIC interface clock signal.

6

Addr

IIC interface Device Address Bit0.

7

HVS

Boost High Voltage Stress Enable.

8

VLI

Internal Regulator and Startup Circuitry Supply Input. Connect a ceramic capacitor between VLI

and GND.

9

AGND

Analog Ground.

10

COMP

Boost Regulator Error Amplifier Compensation Pin.

11

VL

Internal Regulator Output. Bypass VL to AGND a capacitor.

12

NTC

Temperature Compensation Pin.

13, 14, 29, 32

PGND

Power Ground.

15, 16

LX1/CS

R[20]=00H, Boost Regulator Switching Node. Connect the inductor and the schottky diode to LX.

R[21]=01H, External MOS current sense pin for boost converter.

17

SWI

Isolation Switch Input.

18

SWO

Isolation Switch Output.

19

NC/GATE

R[20]=00H, No Connection.

R[21]=01H, External MOS gate driver pin for boost converter.

20

VGL

Negative Charge Pump Output Sense Pin.

21

DRVN

VGL Charge-Pump Regulator Driver Output.

22

DRVP

VGH Charge-Pump Regulator Driver Output.

23

VGH

Positive Charge Pump Output Sense Pin and Power Supply for GPM.

24

VGHM

GPM Output

25

DRN

GPM Discharge Pin. Connect a resistor between DRN and GND.

26

BKI3

Buck3 Regulator Power Source Input Pin. BKI3 is internally connected to BKI1.

27

BST3

Buck3 Bootstrap Pin. Connect a 0.1uF ceramic capacitor from BKLX3 to BST3.

28

BKLX3

Buck3 Regulator Switching Node. Connect the inductor to BKLX3.

30

BKO3

Buck3 Regulator Output Sense Pin. Connect BKO3 to the HAVDD output.

31

EN

Enable Pin.

33

BKLX2

Buck2 Regulator Switching Node. Connect the inductor to BKLX2.

34

BKO2

Buck2 Regulator Output Sense Pin. Connect BKO2 to the VCore output.

35

GVOFF

Gate Voltage Shaping Control Pin.

When GVOFF is high: VGH and VGHM is on and the VGHM and DRN is off.

When GVOFF is low : VGH and VGHM is off and the VGHM and DRN is on.

36

BKI2

Buck2 Regulator Power Source Input Pin.

37

BKO1

Buck1 Regulator Output Sense Pin. Connect BKO1 to the VIO output.

38, 39

BKLX1

Buck1 Regulator Switching Node. Connect the inductor and schottky diode to BKLX1.

40

BST1

Buck1 Bootstrap Pin. Connect a 0.1uF ceramic capacitor from BKLX1 to BST1.

41(EP)

PGND

Exposed Pad. Power ground, connect this pin to AGND.