Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ASM4SSTVF16859 Datasheet(PDF) 4 Page - Alliance Semiconductor Corporation

Part # ASM4SSTVF16859
Description  DDR 13-Bit to 26-Bit Registered Buffer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

ASM4SSTVF16859 Datasheet(HTML) 4 Page - Alliance Semiconductor Corporation

  ASM4SSTVF16859 Datasheet HTML 1Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 2Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 3Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 4Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 5Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 6Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 7Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 8Page - Alliance Semiconductor Corporation ASM4SSTVF16859 Datasheet HTML 9Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
August 2004
ASM4SSTVF16859
rev 2.0
DDR 13-Bit to 26-Bit Registered Buffer
3 of 16
Pin Descriptions
64-pin TSSOP
Pin #
Pin Name
Type
Description
1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 16,
17, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30,
31, 32
Q (13:1)
O
Data output.
7, 15, 26, 34, 39, 43, 50, 54, 58, 63
GND
P
Ground to entire chip.
6, 18, 27, 33, 38, 47, 59, 64
VDDQ
P
Output supply voltage, 2.5V nominal.
35, 36, 40, 41, 42, 44, 52, 53, 55, 56, 57,
61, 62
D(13:1)
I
Data input.
48
CLK
I
Positive master clock input.
49
CLKB
I
Negative master clock input.
37, 46, 60
VDD
P
Core supply voltage, 2.5V nominal.
51
RESETB
I
Rest Active low.
45
VREF
I
Input reference voltage, 1.25V nominal.
56-pin MLF2
Pin #
Pin Name
Type
Description
1, 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16,
18, 19, 20, 21, 22, 50, 51, 52, 53, 54, 56
Q (13:1)
O
Data output.
37, 48
GND
P
Ground to entire chip.
9, 17, 23, 27, 34, 44, 49, 55
VDDQ
P
Output supply voltage, 2.5V nominal.
24, 25, 28, 29, 30, 31, 39, 40, 41, 42, 43, 46, 47
D(13:1)
I
Data input.
35
CLK
I
Positive master clock input.
36
CLKB
I
Negative master clock input.
26, 33, 45
VDD
P
Core supply voltage, 2.5V nominal.
38
RESETB
I
Rest Active low.
32
VREF
I
Input reference voltage, 1.25V nominal.
-
Center Pad
P
Ground (VFQFN package only)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com