Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

STM32H747AI Datasheet(PDF) 210 Page - STMicroelectronics

Part # STM32H747AI
Description  Dual 32-bit Arm® Cortex®-M7 up to 480MHz and -M4 MCUs, up to 2MB Flash, 1MB RAM, 46 com. and analog interfaces, SMPS, DSI
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H747AI Datasheet(HTML) 210 Page - STMicroelectronics

Back Button STM32H747AI Datasheet HTML 206Page - STMicroelectronics STM32H747AI Datasheet HTML 207Page - STMicroelectronics STM32H747AI Datasheet HTML 208Page - STMicroelectronics STM32H747AI Datasheet HTML 209Page - STMicroelectronics STM32H747AI Datasheet HTML 210Page - STMicroelectronics STM32H747AI Datasheet HTML 211Page - STMicroelectronics STM32H747AI Datasheet HTML 212Page - STMicroelectronics STM32H747AI Datasheet HTML 213Page - STMicroelectronics STM32H747AI Datasheet HTML 214Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 252 page
background image
Electrical characteristics
STM32H747xI/G
200/242
DS12930 Rev 1
6.3.33
LCD-TFT controller (LTDC) characteristics
Unless otherwise specified, the parameters given in Table 114 for LCD-TFT are derived
from tests performed under the ambient temperature, fHCLK frequency and VDD supply
voltage summarized in Table 22: General operating conditions, with the following
configuration:
•
LCD_CLK polarity: high
•
LCD_DE polarity: low
•
LCD_VSYNC and LCD_HSYNC polarity: high
•
Pixel formats: 24 bits
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load CL=30 pF
•
Measurement points are done at CMOS levels: 0.5VDD
•
IO Compensation cell activated.
•
HSLV activated when VDD ≤ 2.7 V
•
VOS level set to VOS1
Table 114. LTDC characteristics(1)
Symbol
Parameter
Min
Max
Unit
fCLK
LTDC clock
output
frequency
2.7<VDD<3.6 V
20pF
-
150
MHz
2.7<VDD<3.6 V
133
1.62<VDD<3.6 V
90
DCLK
LTDC clock output duty cycle
45
55
%
tw(CLKH),
tw(CLKL)
Clock High time, low time
tw(CLK)//2-0.5
tw(CLK)//2+0.5
-
tv(DATA)
Data output valid time
2.7<VDD<3.6 V
-
0.5
th(DATA)
1.62<VDD<3.6 V
5
tv(DATA)
Data output hold time
0
-
tv(HSYNC),
tv(VSYNC),
tv(DE)
HSYNC/VSYNC/DE output
valid time
2.7<VDD<3.6 V
-
0.5
1.62<VDD<3.6 V
-
5
th(HSYNC),
th(VSYNC),
th(DE)
HSYNC/VSYNC/DE output hold time
0
-
1. Guaranteed by characterization results.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com