Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

STW5095T Datasheet(PDF) 35 Page - STMicroelectronics

Part # STW5095T
Description  Low Power Asynchronous Stereo Audio Codec with Integrated Power Amplifiers
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW5095T Datasheet(HTML) 35 Page - STMicroelectronics

Back Button STW5095T Datasheet HTML 31Page - STMicroelectronics STW5095T Datasheet HTML 32Page - STMicroelectronics STW5095T Datasheet HTML 33Page - STMicroelectronics STW5095T Datasheet HTML 34Page - STMicroelectronics STW5095T Datasheet HTML 35Page - STMicroelectronics STW5095T Datasheet HTML 36Page - STMicroelectronics STW5095T Datasheet HTML 37Page - STMicroelectronics STW5095T Datasheet HTML 38Page - STMicroelectronics STW5095T Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 69 page
background image
STw5095
4 Control Registers
35/69
Bits
Name
Value
CR28 Description
Def.
7AMCKINV
1
0
AMCK is inverted
AMCK is not inverted
0
6DACKP
1
0
DA Bit Clock Pin (DA_CK) polarity is inverted
DA Bit Clock Pin (DA_CK) polarity is not inverted
0
5
DASYNCP
1
0
DSP and PCM Formats in DA Interface
Non Delayed format
Delayed Format
0
1
0
Delayed, Left-aligned, Right-aligned and SPI Formats in DA Interface
DA Sync Pin (DA_SYNC) polarity is inverted
DA Sync Pin (DA_SYNC) polarity is not inverted
4DAMONO
1
0
Mono Mode: (L+R)/2 from Audio Interface is used on both DAC
channels
Stereo Mode
0
3
ADCKP
1
0
AD Bit Clock Pin (AD_CK) polarity is inverted
AD Bit Clock Pin (AD_CK) polarity is not inverted
0
2
ADSYNCP
1
0
DSP and PCM Formats in AD Interface
Non Delayed format
Delayed Format
0
1
0
Delayed, Left-aligned, Right-aligned and SPI Formats in AD
Interface
DA Sync Pin (DA_SYNC) polarity is inverted
DA Sync Pin (DA_SYNC) polarity is not inverted
1ADMONO
1
0
Mono Mode: (L+R)/2 from ADC is sent to both channels in the Audio
Interface
Stereo Mode
0
0
ADHIZ
1
0
AD data pin (AD_DATA) is in high impedance state when no data is
available
AD data pin (AD_DATA) is forced to 0 when no data is available
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com