DS31256_V01 datasheet(176/183 Pages) MAXIM

176 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

176 of 183

14.

REVISION HISTORY

REVISION

DESCRIPTION

112102

New product release.

073103

Corrected various typographical errors, including:

Lifted some usage restrictions

Changed maximum number of T1 links from 64 to 60

Added U12 as a Ground in Table 3-A.

Removed PCI t5 and VIH exceptions to PCI 2.1 compliance.

Changed 8191 to 8188 in Figure 9-1 to be dword consistent.

Changed Logic 1 minimum from 2.2V to 1.8V in Section 13.

Added typical supply current and increase the maximum in Section 13.

Removed t5 compliance issue and added Note 16 in Section 13, PCI.

Added Chapter 15, Thermal Properties.

Updated recommended components in Section 17:Applications.

101104

Page 109: Removed “Chateau” from Figure 9-11.

Page 137, Bits 16 to 31/Device ID. These read-only bits identify the DS31256 as the device

being used. The device ID was assigned by Dallas Semiconductor and is fixed at 31256h. The

device ID is 3134, not 31256.

Page 142, Bits 16 to 31/Device ID. These read-only bits identify the DS31256 as the device

being used. The device ID was assigned by Dallas Semiconductor and is fixed at 31256h. The

device ID is 3134, not 31256.

Page 151: Section 11.1.2 Configuration Mode. Added info about how data cannot be passed

from the local bus to the PCI bus in this mode—The DS31256 PCI configuration registers

cannot be accessed via the PCI bus when the DS31256 is in Configuration mode (LMS=1). In

this mode no device registers are accessible via the PCI bus.

031405

Page 83: Added the last paragraph that states the DS31256 has no restrictions on the transmit

side, but lists the restrictions on the location and size of the receive buffers in host memory.

Page 90: Removed “Chateau” from Figure 9-2.

012506

Added lead-free package information to Ordering Information table (page 1).

Section 3.3: Local Bus Signal Description:

•

Removed sentence “These signals are sampled on the rising edge of LCLK to

determine the internal device configuration register that the external host wishes to

access.” from LA0 to LA19 description.

•

Removed sentence “In configuration mode (LMS = 1), this signal is sampled on the

rising edge of LCLK.” from

LWR(LR/W) description.

•

Removed sentence “In configuration mode (LMS = 1), this signal is sampled on the

rising edge of LCLK.” from

LRD(LDS) description.

DS31256 Datasheet(PDF) 176 Page - Maxim Integrated Products

DS31256 Datasheet(HTML) 176 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL