ADP1048WARQZ-R7 datasheet(76/82 Pages) AD

76 / 82 page

ADP1048W

Data Sheet

SMART VOUT LOW LINE (VOL1) REGISTER

Table 131. Register 0xFE46—Smart VOUT Low Line (VOL1)

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

VOL1

R/W

These bits set the output voltage under low power mode operation with low line input.

SMART VOUT LOW LINE (VOL2) REGISTER

Table 132. Register 0xFE47—Smart VOUT Low Line (VOL2)

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

VOL2

R/W

These bits set the output voltage under high power mode operation with low line input.

SMART VOUT HIGH LINE (VOH1) REGISTER

Table 133. Register 0xFE48—Smart VOUT High Line (VOH1)

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

VOH1

R/W

These bits set the output voltage under low power mode operation with high line input.

SMART VOUT HIGH LINE (VOH2) REGISTER

Table 134. Register 0xFE49—Smart VOUT High Line (VOH2)

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

VOH2

R/W

These bits set the output voltage under high power mode operation with high line input.

SMART VOUT UPPER LIMIT (VOH) REGISTER

Table 135. Register 0xFE4A—Smart VOUT Upper Limit (VOH)

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

VOH

R/W

These bits set the output voltage when the VAC input voltage is higher than the value set in

SMART VOUT SUPER HIGH LINE REGISTER

Table 136. Register 0xFE4B—Smart VOUT Super High Line

Bits

Bit Name

R/W

Description

[15:11]

RSVD

Reserved.

[10:0]

Super high line

voltage

R/W

These bits set the input voltage value as a super high line limit.

SYNC DELAY REGISTER

Table 137. Register 0xFE4C—SYNC Delay

Bits

Bit Name

R/W

Description

[15:0]

tSYNC_DELAY

R/W

These bits set the additional delay between the external synchronization reference clock signal

and the rising edge of PWM. Each LSB corresponds to 40 ns resolution.

SMART_VOUT_SUPER_HIGH_LINE_HYS REGISTER

Table 138. Register 0xFE4D—SMART_VOUT_SUPER_HIGH_LINE_HYS

Bits

Bit Name

R/W

Description

[7:0]

Super high line voltage

hysteresis

R/W

These bits set the voltage hysteresis of the super high line voltage for the smart output voltage

function. The output voltage is VOH2 if the input voltage is lower than the super high line

voltage minus the voltage hysteresis.

Rev. 0 | Page 76 of 82

ADP1048WARQZ-R7 Datasheet(PDF) 76 Page - Analog Devices

ADP1048WARQZ-R7 Datasheet(HTML) 76 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL