| Electronic Components Datasheet Search |
|
RZ/A Datasheet(PDF) 43 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/A Datasheet(HTML) 43 Page - Renesas Technology Corp |
|
43 / 83 page ![]() RZ Family / RZ/G, RZ/A Series 2. Functional Specifications R01UH0990EJ0101 Rev.1.01 Page 43 of 83 Jul 28, 2022 2.3 Memory QSPI flash memory and DDR4 SDRAM are mounted on the RTK9743U11C01000BE as external memories. Please refer to the following for details. 2.3.1 QSPI Flash Memory Figure 2.1 shows a block diagram of the Serial Flash Memory Interface. The QSPI flash memory is controlled by the SPI Multi I/O Bus Controller (SPIBSC) that is with built-in to the RZ/G2UL. This memory supports both single data rate (SDR) and double data rate (DDR) transfers at 66 MHz and 50 MHz clock frequency. NOTE The pull-up resistor on the clock line “RZ_QSPI0_SPCLK” is optional. Figure 2.1 Block Diagram of Serial Flash Memory I/F SPI_PVDD QSPI0_SSL QSPI0_SPCLK QSPI0_IO0 QSPI0_IO1 QSPI0_IO2 QSPI0_IO3 RZ/G2UL, RZ/A3UL, RZ/Five 1.8V RZ/A3UL SMARC Module Board QSPI Edition RZ/G2UL SMARC Module Board RZ/Five SMARC Module Board |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |