| Electronic Components Datasheet Search |
|
XIO2000 Datasheet(PDF) 122 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2000 Datasheet(HTML) 122 Page - Texas Instruments |
|
122 / 150 page ![]() Memory-Mapped TI Proprietary Register Space 110 November 2005 SCPS097B 6.2 Revision ID Register The revision ID register identifies the revision of the TI proprietary layout for this device control map. The value 00h identifies the revision as the initial layout. Device control memory window register offset: 01h Register type: Read-only Default value: 00h BIT NUMBER 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 6.3 Upstream Isochrony Capabilities Register The upstream isochronous capabilities register provides software information regarding the capabilities supported by this bridge. See Table 6−2 for a complete description of the register contents. Device control memory window register offset: 02h Register type: Read-only Default value: 0004h BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 Table 6−2. Upstream Isochronous Capabilities Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:4 RSVD R Reserved. Returns 000h when read. 3:0 ISOC_WINDOW_COUNT R Isochronous window count. This 4-bit field indicates the number of isochronous address windows supported. The value 0100b indicates that 4 separate windows are supported by the bridge. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |