| Electronic Components Datasheet Search |
|
STA335BWSQS Datasheet(PDF) 38 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA335BWSQS Datasheet(HTML) 38 Page - STMicroelectronics |
|
38 / 70 page ![]() Register description STA335BWSQS 38/70 For each configuration the PWM from the digital driver are mapped in different way to the power stage: 2.0 channels, two full bridges (OCFG = 00) " DDX1A OUT1A " DDX1B OUT1B " DDX2A OUT2A " DDX2B OUT2B " DDX3A OUT3A " DDX3B OUT3B " DDX4A OUT4A " DDX4B OUT4B " DDX1A/1B configured as ternary " DDX2A/2B configured as ternary " DDX3A/3B configured as line-out ternary " DDX4A/4B configured as line-out ternary On channel 3 line out (LOC bits = 00) the same data as channel 1 processing are sent. On channel 4 line out (LOC bits = 00) the same data as channel 2 processing are sent. In this configuration, no volume control or EQ have effect on channel 3 and 4. In this configuration the PWM slot phase is the following as shown in the next figures. Figure 13. 2.0 channels (OCFG = 00) PWM slots OUT1A OUT1B OUT2A OUT2B OUT3A OUT3B OUT4A OUT4B |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |