 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MFS5600AMBA0ES Datasheet(PDF) 29 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFS5600AMBA0ES Datasheet(HTML) 29 Page - NXP Semiconductors |
|
|
29 / 111 page  NXP Semiconductors FS5600 Automotive buck regulator and controller with voltage monitors and watchdog timer • Low-power 100 kHz clock • Internal high frequency clock with programmable frequency • Phase-Locked Loop (PLL) • A digital clock management interface is in-charge of supporting interaction among these blocks. Figure 11 shows a high-level block diagram of the clock management system. aaa-037157 Internal Oscillator (Spread spectrum, Freq tuning) Divider /1 (OTP_FSYNC_RANGE = 1) /6 (OTP_FSYNC_RANGE = 0) Divider 2 /44 (OTP_CLK2_DIV = 0) /64 (OTP_CLK2_DIV = 1) SYNCIN Divider /48 OSC_MAIN/48 CLOCK monitoring SW1 PLL x 48 out in enable CLK 0 1 CLK_FIN_DIV EXT_FIN_SEL Divider 1 /7 (OTP_CLK1_DIV = 0) /9 (OTP_CLK1_DIV = 1) CLK1 CLK1 CLK2 SYNCOUT 0 1 0 1 CLK2 OTP_SW1_CLKSEL OTP_SW2_CLKSEL SW2 CLK1 0 1 CLK2 Figure 11. Clock management system high-level block diagram 14.1 FS5600 clock electrical characteristics All parameters are specified at Tj = –40 °C to 150 °C, VIN= 12 V, VCC = 5V, unless otherwise noted. Typical parameters are specified at VIN = 12 V, Tj = 25 °C unless otherwise noted. Parameter Symbol Min Typ Max Unit High Frequency clock accuracy (20 MHz setting) F20 MHz 18.8 20 21.2 MHz Spread Spectrum Frequency modulation frequency (FSS_ FMOD = 0) Fss_mod_f — 23.5 — kHz Spread Spectrum Frequency modulation frequency (FSS_ FMOD = 1) Fss_mod_f — 94 — kHz Spread Spectrum modulation range Fss_mod_range — 5 — % SYNCIN input falling threshold VIL_SYNCIN 0.35 — — V SYNCIN input rising threshold VIH_SYNCIN — — 1.25 V SYNCIN input clock frequency range (OTP_FSYNC_RANGE = 0) FSYNCIN 2000 — 3000 kHz SYNCIN input clock frequency range (OTP_FSYNC_RANGE = 1) FSYNCIN 333 — 500 kHz SYNCIN input accepted duty cycle of signal (set internal oscillator frequency closest to the resulting high frequency clock from external clock source) Fduty 40 — 60 % Table 27. FS5600 clock electrical characteristics FS5600 All information provided in this document is subject to legal disclaimers. © 2022 NXP B.V. All rights reserved. Product data sheet Rev. 3 — 2 August 2022 29 / 111 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
