STM32H7B0IB datasheet(125/205 Pages) STMICROELECTRONICS

125 / 205 page

Figure 40. OctoSPI timing diagram - SDR mode

Data output

Clock

Data input

t(CLK)

tw(CLKH)

tw(CLKL)

tr(CLK)

tf(CLK)

ts(IN)

th(IN)

tv(OUT)

th(OUT)

Table 89. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus

Symbol

Parameter

Conditions

Min(1)

Typ(1)

Max(1)(2)

Unit

F(CLK)(3)(4)

OCTOSPI clock

frequency

1.71 V < VDD < 3.6 V, VOS0,

CLOAD = 15 pF

120(5)

MHz

2.7 V < VDD < 3.6 V, VOS0,

CLOAD = 20 pF

100

1.62 V < VDD < 2.5 V, VOS0,

CLOAD = 20 pF

100/45(6)

tw(CLKH)

OCTOSPI clock high

and low time

PRESCALER[7:0] = n = 0,1,3,5

t(CLK)/2

t(CLK)/2+1

tw(CLKL)

t(CLK)/2−1

t(CLK)/2

tw(CLKH)

OCTOSPI clock high

and low time

PRESCALER[7:0] = n = 2,4,6,8

(n/2)*t(CLK)/

(n+1)

(n/2)*t(CLK)/

(n+1)+1

tw(CLKL)

(n/2+1)*t(CLK)/

(n+1)−1

(n/2+1)*t(CLK)/

(n+1)

tv(CLK)

Clock valid time

t(CLK)+1

th(CLK)

Clock hold time

t(CLK)/2−0.5

t(CLK)/2

tw(CS)

Chip select high time

3 x t(CLK)

tv(DQ)

Data input vallid time

tv(DS)

Data strobe input

valid time

th(DS)

Data strobe input hold

time

tv(RWDS)

Data strobe output

valid time

3 x t(CLK)

tsr(DQ)

tsf(DQ)(7)

Data input setup time

−1

thr(DQ)

Data input hold time

Rising edge

thf(DQ)(7)

Falling edge

3.5

tvr(OUT)

tvf(OUT)

Data output valid time

DHQC = 0

5.5

7(8)

DHQC = 1, PRESCALER[7:0]=1,2...

t(CLK)/4+

t(CLK)/4+2(8)

thr(OUT)

thf(OUT)

Data output hold time

DHQC = 0

4.5

STM32H7B0xB

Operating conditions

DS13196 - Rev 7

page 125/205

STM32H7B0IB Datasheet(PDF) 125 Page - STMicroelectronics

STM32H7B0IB Datasheet(HTML) 125 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL