| Electronic Components Datasheet Search |
|
TMPR4955AF Datasheet(PDF) 78 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4955AF Datasheet(HTML) 78 Page - Toshiba Semiconductor |
|
78 / 168 page ![]() Chapter 6 TX4955A System Interface 6-6 6.2.6 Processor Requests and External Requests Requests are broadly categorized as processor requests and external requests. This section will describe these two categories. When a system event is generated, either a single request or a series of requests (referred to as processor requests) are issued via the system interface so the processor can access an external resource and invoke the service for the event. In order for this operation to be performed properly, the processor system interface must be connected to a system agent that meets the two following conditions: 1) It is in compliance to the system interface protocol. 2) It can regulate access to system resources. An external agent that requests access to the processor cache or the status registers generates an external request. This access request is transferred via the system interface. Figure 6.2.5 illustrates the system event and request cycles. Figure 6.2.5 Requests and System Event 6.2.6.1 Rules relating to processor requests The following rules apply to processor requests. • After a processor read request is issued, the processor cannot issue the next read request until after it receives a read response. • When in the R4000 compatible mode, after a write request is issued, at least 4 cycles must pass from when the write request issue cycle is complete until the processor can issue the next request. This is because two dummy system cycles are inserted as illustrated in Figure 6.2.6 by consecutive write requests of single data cycles. Figure 6.2.6 Timing of Consecutive Write Cycles System Events ・ Load miss ・ Store miss ・ Store bit ・ Uncached load/store ・ Cache operation Processor Request ・ Read ・ Write Processor Request ・ Read ・ Write ・ Null TX4955A External agent Addr 1 2 345 6 Cycle Master Clock SysAD Bus WrRdy* ValidOut* Addr 78 9 10 Data Dummy Data Dummy Dummy Cycle 123 4 Write #1 Write #2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |