AD9985ASLASHPCB datasheet(16/32 Pages) AD

16 / 32 page

AD9985A

Rev. 0 | Page 16 of 32

COAST TIMING

In most computer systems, the Hsync signal is provided

continuously on a dedicated wire. In these systems, the Coast

input and function are unnecessary and should not be used, and

the pin should be permanently connected to the inactive state.

In some systems, however, Hsync is disturbed during the

vertical sync period (Vsync). In some cases, Hsync pulses

disappear. In other systems, such as those that use composite

sync (Csync) signals or embedded sync-on-green (SOG), Hsync

includes equalization pulses or other distortions during Vsync.

To avoid upsetting the clock generator during Vsync, it is

important to ignore these distortions. If the pixel clock PLL

detects extraneous pulses, it attempts to lock to this new

frequency, and changes frequency by the end of the Vsync

period. It then takes a few lines of correct Hsync timing to

recover at the beginning of a new frame, resulting in a tearing of

the image at the top of the display.

The Coast input is provided to eliminate this problem. It is an

asynchronous input that disables the PLL input and allows the

clock to free-run at its then-current frequency. The PLL can

free-run for several lines without significant frequency drift.

5-PIPE DELAY

RGBIN

HSYNC

PxCK

ADCCK

DATACK

DOUTA

HSOUT

VARIABLE DURATION

Figure 10. 4:4:4 Mode (For RGB and YUV)

5-PIPE DELAY

RGBIN

HSYNC

PxCK

ADCCK

DATACK

GOUTA

HSOUT

ROUTA

VARIABLE DURATION

Figure 11. 4:2:2 Mode (For YUV Only)

AD9985A/PCB Datasheet(PDF) 16 Page - Analog Devices

AD9985A/PCB Datasheet(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL