L6714 datasheet(10/70 Pages) STMICROELECTRONICS

10 / 70 page

Pin settings

L6714

10/70

OVP

Over Voltage Programming Pin. Internally pulled up by 12.5µA(typ) to 5V.

Set free to use built-in protection thresholds as reported into Table 10.

Connect to SGND through a ROVP resistor and filter with 100pF (max) to set the

OVP threshold to a fixed voltage according to the ROVP resistor.

See “Over voltage and programmable OVP” Section Section for details.

VID_SEL

Intel Mode.

It allows selecting between VR10 (short to SGND, Table 7) or VR11

(floating,Table 6 ) DACs ,internally pulled up by 12.5

µA (typ.).. See “Configuring

the device” Section for details.

AMD Mode. Not Applicable. Needs to be shorted to SGND.

FBR

Remote Buffer Non Inverting Input.

Connect to the positive side of the load to perform remote sense.

See “Layout guidelines” Section for proper layout of this connection.

FBG

Remote Buffer Inverting Input.

Connect to the negative side of the load to perform remote sense.

See “Layout guidelines” Section for proper layout of this connection.

OSC/

FAULT

Oscillator Pin.

It allows programming the switching frequency FSW of each channel: the

equivalent switching frequency at the load side results in being multiplied by the

phase number N.

Frequency is programmed according to the resistor connected from the pin vs.

SGND or VCC with a gain of 6kHz/µA (see relevant section for details). Leaving

the pin floating programs a switching frequency of 150kHz per phase.

The pin is forced high (5V) to signal an OVP FAULT: to recover from this

condition, cycle VCC or the OUTEN pin. See “Oscillator” Section for details.

VID7/

DVID

VID7 - Intel Mode. See VID5 to VID0 Section.

DVID - AMD Mode. DVID Output.

CMOS output pulled high when the controller is performing a D-VID transition

(with 32 clock cycle delay after the transition has finished). See “Dynamic VID

transitions” Section Section for details.

VID6

Intel Mode. See VID5 to VID0 Section.

AMD Mode. Not Applicable. Need to be shorted to SGND.

40 to

VID5 to

VID0

Intel Mode. Voltage IDentification Pins (also applies to VID6, VID7).

Internally pulled up by 25µA to 5V, connect to SGND to program a '0' or leave

floating to program a '1'.

They allow programming output voltage as specified in Table 6 and Table 7

according to VID_SEL status. OVP and UVP protection comes as a

consequence of the programmed code (See Table 10).

AMD Mode. Voltage IDentification Pins.

Internally pulled down by 12.5µA, leave floating to program a '0' while pull up to

more than 1.4V to program a '1'.

They allow programming the output voltage as specified in Table 9 on page 21

(VID7 doesn’t care). OVP and UVP protection comes as a consequence of the

programmed code (See Table 10).

Note. VID6 not used, need to be shorted to SGND.

Table 1.

Pin functions

N°

Function

L6714 Datasheet(PDF) 10 Page - STMicroelectronics

L6714 Datasheet(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL